FIELD: computer engineering. SUBSTANCE: device has memory unit for storing arrays of addition and multiplication, first and second multiplexers, first, second, third and fourth registers. Third multiplexer and fifth register are introduced to accomplish the goal of invention. EFFECT: increased speed of performance of binary-decimal operations. 4 dwg, 2 tbl
Title | Year | Author | Number |
---|---|---|---|
COMPUTING DEVICE | 0 |
|
SU1327118A1 |
OPERATIONAL MODULE | 0 |
|
SU1083198A1 |
OPERATIONAL DEVICE | 0 |
|
SU1113805A1 |
TABLE PROCESSOR | 0 |
|
SU1108446A1 |
MEMORY UNIT WHICH DETECTS ERRORS AND CORRECTS SINGLE ERROR | 1993 |
|
RU2062512C1 |
DEVICE FOR CONTROL | 1993 |
|
RU2034329C1 |
ARITHMETIC LOGIC MODULS | 0 |
|
SU962916A1 |
PROCESSOR FOR PROCESSING DATA ARRAYS | 0 |
|
SU1381532A1 |
UNIVERSAL OSCILLATOR OF SIGNALS HAVING ARBITRARY SHAPE | 1994 |
|
RU2060536C1 |
POLYFUNCTIONAL MODULE | 0 |
|
SU1067497A1 |
Authors
Dates
1995-04-30—Published
1993-06-01—Filed