FIELD: data-processing equipment engineering.
SUBSTANCE: device has five registers, decoder, inputted information bus, operative memory block, controlling block, microcontroller, counter, main transmitter, correction block, signals forming block, which signals open outputs of selected elements of operative memory to second main bus, two main buses, permanent memory block.
EFFECT: possible interchangeability of different types of memory devices.
1 dwg
Title | Year | Author | Number |
---|---|---|---|
INTERFACE FOR LINKING MAGNETIC TAPE STORAGE WITH COMPUTER | 0 |
|
SU1242971A1 |
DEVICE FOR COMMUTATION OF COMPUTERS TO PHONE COMMUNICATION LINES | 1992 |
|
RU2006927C1 |
DYNAMIC DIRECT-ACCESS STORAGE | 0 |
|
SU1499401A1 |
INTERFACE FOR LINKING COMPUTER WITH COMMUNICATION CHANNELS | 0 |
|
SU1140125A1 |
METHOD FOR INFORMATION PROTECTION AGAINST UNAUTHORISED ACCESS | 2008 |
|
RU2401454C2 |
COMPUTER TO PERIPHERAL INTERFACE | 0 |
|
SU1605240A1 |
PERIPHERAL INTERFACE DEVICE | 0 |
|
SU1837303A1 |
DEVICE FOR CONNECTING TWO MAIN LINE | 0 |
|
SU1675894A1 |
DEVICE FOR INTERFACE BETWEEN COMPUTER AND COMMUNICATION CHANNEL | 1992 |
|
RU2043652C1 |
BUFFER MEMORY CONTROL UNIT | 1990 |
|
RU2010317C1 |
Authors
Dates
2004-09-20—Published
2002-11-18—Filed