FIELD: technological processes.
SUBSTANCE: invention is related to the sphere of automatics and computer equipment and is intended for increase of RAM fault tolerance in control systems of true time. Device consists of memory address register (1) redundant RAM (2) equipped with Hamming code, controller of Hamming code (3) register of memory data (4) adder by module two (5) diagnostic cash memory (6) two registers - inverters (7) and (8) input (9) and output (10) multiplexers, element OR (11) element AND (12), adder of word error bits threshold (13) and control box (14).
EFFECT: increase of fault tolerance in relation to single, double and triple combined faults and malfunctions; expansion of functional resources.
5 dwg, 1 tbl
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR DETECTING AND CORRECTING ERRORS IN MEMORY BLOCKS | 0 |
|
SU1277214A1 |
FAULT-TOLERANT COMPUTING SYSTEM WITH HARDWARE-PROGRAMMED FUNCTION OF FAULT-TOLERANCE AND DYNAMIC RECONFIGURATION | 2010 |
|
RU2455681C1 |
METHOD TO FORM FAULT-TOLERANT COMPUTING SYSTEM AND FAULT-TOLERANT COMPUTING SYSTEM | 2010 |
|
RU2439674C1 |
DEVICE FOR CHECKING MICROPROCESSOR SYSTEM | 0 |
|
SU1545221A1 |
STORAGE UNIT WITH DATA VERIFICATION | 0 |
|
SU1691897A1 |
STORAGE WITH SELF-CHECK | 0 |
|
SU1287240A1 |
PROGRAM CHECKING DEVICE | 0 |
|
SU1332323A1 |
MULTIPROCESSOR COMPUTATION SYSTEM | 0 |
|
SU1792540A3 |
DEVICE TO MONITOR MICROPROCESSOR SYSTEM | 0 |
|
SU1640693A1 |
DEVICE FOR CHECK OF MICROPROCESSOR SYSTEM | 0 |
|
SU1536384A1 |
Authors
Dates
2008-06-20—Published
2005-12-29—Filed