LOGIC CONVERTER Russian patent published in 2012 - IPC G06F7/57 

Abstract RU 2443009 C1

FIELD: computational engineering.

SUBSTANCE: device contains four information inputs and three setup inputs, the vote-taking elements (11…17) and is performed with an option of implementation of any of five symmetrical Boolean functions depending on five arguments - input binary waveforms.

EFFECT: decrease in hardware costs and increasing the processing speed reached due to a decrease in the number of vote-taking elements and a decrease in the maximum signal delay time.

1 dwg, 1 dwg

Similar patents RU2443009C1

Title Year Author Number
LOGICAL CONVERTER 2008
  • Andreev Dmitrij Vasil'Evich
  • Grinberg Isaak Pavlovich
  • Kuznetsov Igor' Alekseevich
RU2393527C2
LOGIC CONVERTER 2011
  • Andreev Dmitrij Vasil'Evich
  • Grinberg Isaak Pavlovich
RU2440601C1
LOGICAL TRANSFORMER 2005
  • Andreev Dmitrij Vasil'Evich
RU2281545C1
LOGIC CONVERTER 2013
  • Andreev Dmitrij Vasil'Evich
  • Grinberg Isaak Pavlovich
  • Kuznetsov Igor' Alekseevich
  • Nosov Sergej Borisovich
RU2518669C1
LOGIC CONVERTER 2014
  • Andreev Dmitrij Vasil'Evich
  • Bozin Aleksandr Mikhajlovich
  • Nikolaev Petr Valer'Evich
  • Jamanchev Andrej Sergeevich
RU2559708C1
LOGIC CONVERTER 2009
  • Andreev Dmitrij Vasil'Evich
  • Grinberg Isaak Pavlovich
  • Kuznetsov Igor' Alekseevich
RU2417404C1
LOGIC CONVERTER 2017
  • Andreev Dmitrij Vasilevich
RU2647639C1
LOGIC CONVERTER 2014
  • Andreev Dmitrij Vasil'Evich
RU2549151C1
LOGIC UNIT 2015
  • Andreev Dmitrij Vasilevich
RU2580798C1
LOGIC CONVERTER 2015
  • Andreev Dmitrij Vasilevich
  • Nikitin Nikolaj Aleksandrovich
  • Azorkin Nikolaj Nikolaevich
RU2621281C1

RU 2 443 009 C1

Authors

Andreev Dmitrij Vasil'Evich

Kuznetsov Igor' Alekseevich

Nosov Sergej Borisovich

Dates

2012-02-20Published

2011-01-31Filed