Show metadata Hide metadata

(19)

(11)

2 585 725

(13)

(51)

IPC

G06F7/57(2006-01-01)

H03K19/23(2006-01-01)

(21) (22)

Application

2015109016/08, 2015-03-13

(24)

Start date

2015-03-13

(22)

Actual filing date

2015-03-13

(45)

Published

2016-06-10

(72)

Inventor

Andreev Dmitrij Vasilevich

(73)

Holder

Federalnoe Gosudarstvennoe Byudzhetnoe Obrazovatelnoe Uchrezhdenie Vysshego Professionalnogo Obrazovaniya Gosudarstvennyj Tekhnicheskij Universitet"

LOGIC TRANSDUCER Russian patent published in 2016 - IPC G06F7/57 H03K19/23

Abstract RU 2585725 C1

FIELD: computer engineering.

SUBSTANCE: invention can be used to design automation facilities and functional units of control systems. Technical result is achieved by logical converter intended for reproduction of four simple symmetric Boolean functions, which depend on four arguments: input binary signals, which has nine majority elements (1₁, …, 1₉).

EFFECT: providing parallel implementation of four simple symmetric Boolean functions, which depend on four arguments: input binary signals.

1 cl, 1 dwg

Similar patents RU2585725C1

Title	Year	Author	Number
LOGIC CONVERTER	2014	Andreev Dmitrij Vasil'Evich Bozin Aleksandr Mikhajlovich Nikolaev Petr Valer'Evich Jamanchev Andrej Sergeevich	RU2559708C1
LOGICAL PROCESSOR	2003	Andreev D.V.	RU2251142C2
LOGIC CONVERTER	2014	Andreev Dmitrij Vasil'Evich	RU2549151C1
LOGIC UNIT	2015	Andreev Dmitrij Vasilevich	RU2580798C1
LOGIC CONVERTER	2014	Andreev Dmitrij Vasil'Evich	RU2549158C1
LOGIC TRANSDUCER	2017	Andreev Dmitrij Vasilevich	RU2689185C2
LOGIC CONVERTER	2016	Andreev Dmitrij Vasilevich	RU2629452C1
LOGICAL CONVERTER	2003	Andreev D.V.	RU2248034C1
LOGICAL MODULE	2017	Andreev Dmitrij Vasilevich	RU2676888C1
LOGIC CONVERTER	2013	Andreev Dmitrij Vasil'Evich Grinberg Isaak Pavlovich Kuznetsov Igor' Alekseevich Nosov Sergej Borisovich	RU2518669C1

RU 2 585 725 C1

Authors

Andreev Dmitrij Vasilevich

Dates

2016-06-10—Published

2015-03-13—Filed