COMBINATION ADDER OF STRUCTURAL CODES Russian patent published in 1994 - IPC

Abstract RU 2023288 C1

FIELD: automatics, computer engineering. SUBSTANCE: combination adder has stages each consisting of three-input one-stage binary adder, majority element, four OR gates, four AND gates, two IMPLICATION elements, inhibition element. Second and third stages have one additional OR gate. EFFECT: increased speed of response of adder thanks to simultaneous summing of three numbers presented in binary excess minimal numbering system. 3 dwg, 1 tbl

Similar patents RU2023288C1

Title Year Author Number
ACCUMULATING ADDER 1993
  • Tkachenko A.V.
  • Davydkin A.A.
RU2043650C1
ADDER-ACCUMULATOR 0
  • Tkachenko Aleksandr Vasilevich
  • Kharlamov Dmitrij Vladislavovich
  • Sharafutdinov Ajdar Sakhabutdinovich
SU1800454A1
COMBINED ADDER 0
  • Tkachenko Aleksandr Vasilevich
  • Dudkin Vladislav Valerevich
  • Grib Oleg Petrovich
SU1310808A1
ADDER OF REDUNDANT MINIMUM COMPUTATION SYSTEM 0
  • Tkachenko Aleksandr Vasilevich
  • Mukatin Sergej Yurevich
SU1539768A1
REDUNDANT CODE ADDER 0
  • Tkachenko Aleksandr Vasilevich
SU1476460A1
PARALLEL ADDER 0
  • Tkachenko Aleksandr Vasilevich
SU1363188A1
REDUNDANT-CODE ACCUMULATOR 0
  • Tkachenko Aleksandr Vasilevich
  • Merezhkin Aleksej Vasilevich
SU1603370A1
COMBINATION ADDER 0
  • Tkachenko Aleksandr Vasilevich
  • Dudkin Vladislav Valerevich
  • Chernyj Viktor Vladimirovich
SU1442988A1
FIBONACCI CODE ADDER 0
  • Kremez Georgij Valterovich
  • Baranov Igor Alekseevich
  • Rozdobara Vitalij Vladimirovich
  • Lachugin Vladimir Petrovich
  • Zakharchuk Illarion Ivanovich
SU981993A1
ACCUMULATING ADDER 0
  • Shaposhnikov Nikolaj Nikolaevich
  • Tkachenko Aleksandr Vasilevich
  • Grib Oleg Petrovich
SU1532916A1

RU 2 023 288 C1

Authors

Tkachenko A.V.

Kharlamov D.V.

Dates

1994-11-15Published

1991-07-01Filed