FIELD: radio engineering. SUBSTANCE: device affords digital delay of input pulse-code information and has write address counter, circuit for selecting storage integrated circuit in recording, read address counter, circuit for selecting storage integrated circuit in reading, write/read signal shaper write/read address separation circuit, circuit for separating write/read storage integrating circuit selection, storage unit, and shaping flip-flop. Controlled read address counter, circuits for selecting storage integrating circuits in writing and reading, write/read address separation circuit, and circuit separating write/read storage integrating circuit selection introduced in design make it possible to provide for digital delay of input pulse-code information with high degree of accuracy in large time range with minimum hardware expenses. Method for setting delay time by setting initial address in read address counter is simple and universal. EFFECT: enlarged functional capabilities and versatility of device. 5 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR DETECTION OF GROUP SYNCHRONIZATION CODES | 0 |
|
SU1812628A1 |
CHECK UNIT FOR MULTIBIT MAIN MEMORY UNITS | 0 |
|
SU1495854A1 |
DEVICE FOR DIGITAL RECORDING AND REPRODUCTION OF SPEECH INFORMATION | 1992 |
|
RU2008728C1 |
STROBING SIGNAL SHAPER | 0 |
|
SU1830194A3 |
MICROPROGRAM CONTROL DEVICE | 1993 |
|
RU2079876C1 |
DEVICE FOR INTERFACING PROGRESSOR WITH A GROUP OF ARITHMETIC PROCESSORS | 0 |
|
SU1529236A1 |
DEVICE FOR CONVERSION OF M-SEQUENCES | 1989 |
|
RU2030103C1 |
MULTICHANNEL REGISTERING DEVICE | 0 |
|
SU1322156A1 |
DEVICE FOR TESTING RAPID-ACCESS STORAGE | 0 |
|
SU1024990A1 |
INTERFACE FOR LINKING PERIPHERAL EQUIPMENT WITH COMMON MEMORY | 0 |
|
SU1297069A1 |
Authors
Dates
1994-11-30—Published
1991-05-05—Filed