FIELD: computer engineering. SUBSTANCE: device for packing of optimum shape of T-code has n flip-flops 1.1...1.n, n input logic units 2.1...2.n, m 2t-input logic gates NOT-OR 3.1...3.m, n inputs 4.1...4.n for parallel entry of information, input 5 for series entry of information, setting input 6, clock input 7, clearing input 8 and output 9 interconnected functionally. EFFECT: enhanced operational efficiency. 2 cl, 2 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR CODE COMPRESSING | 0 |
|
SU1683179A1 |
DEVICE FOR COMPACTING CODE BATCH FORM | 0 |
|
SU1619405A1 |
DEVICE FOR CORRECTION OF P FIBRONACCHI CODES | 1992 |
|
RU2045131C1 |
CHARACTER CODE ERROR CORRECTOR | 1991 |
|
RU2021644C1 |
DEVICE FOR CORRECTION OF ERRORS OF I FIBRONACCHI CODES | 1992 |
|
RU2045130C1 |
PROCESSOR FOR FAST TRANSFORM OF SIGNALS BY WALSH WITH ORDERING ACCORDING TO ADAMAR | 1991 |
|
RU2025772C1 |
MATRIX COMMUTATOR WITH PROGRAMMABLE LOGIC | 2003 |
|
RU2251792C2 |
DEVICE FOR CONTROL OF TRAFFIC OF VEHICLES | 1992 |
|
RU2054198C1 |
OPTIMAL FIBONACCI P-CODE CHECKER | 0 |
|
SU1471193A1 |
ASSOCIATIVE MEMORY DEVICE | 2001 |
|
RU2212715C2 |
Authors
Dates
1994-12-15—Published
1991-08-02—Filed