FIELD: computer engineering. SUBSTANCE: device has memory unit, four registers, five multiplexers, three counters, two OR gates, comparison circuit, instruction register, AND gate, two groups of AND gates, first and second registers of relation code, eight flip-flops, microprogram internal control unit. When device starts, information structure of problem domain is loaded in memory unit. Device receives input task, interprets it according to definition of information structure and outputs result of processing. During interpretation of input task device can output tasks for execution of terminal algorithms and receive results of their execution. Device provides possibility to define and interpret recursive, iterative and nested information structures having conjunction, disjunction and inversion operations on predicates. EFFECT: increased functional capabilities, simplified design. 1 tbl, 21 dwg
Title | Year | Author | Number |
---|---|---|---|
CONTROL DEVICE | 1991 |
|
RU2046396C1 |
CONTROL DEVICE | 1991 |
|
RU2049347C1 |
DEVICE FOR MICROPROGRAM CONTROL | 1991 |
|
RU2042189C1 |
DEVICE FOR MICROPROGRAM CONTROL | 1991 |
|
RU2042188C1 |
DEVICE FOR MICROPROGRAM CONTROL | 1991 |
|
RU2042190C1 |
DATA PROCESSING DEVICE | 0 |
|
SU1513443A1 |
MULTICHANNEL SYSTEM FOR RECORDING PHYSICAL QUANTITIES | 1991 |
|
RU2037190C1 |
MULTICHANNEL COMMUTATOR | 1991 |
|
RU2026605C1 |
DIGITAL-ANALOG SYSTEM FOR INDICATION AND PROCESSING OF INFORMATION | 1991 |
|
RU2022364C1 |
PROCESSOR FOR MULTIPROCESSOR SYSTEM | 0 |
|
SU1295410A1 |
Authors
Dates
1995-10-20—Published
1991-10-08—Filed