FIELD: computer engineering. SUBSTANCE: device has microprocessor, first and second memory units, address register, data register, common bus address register, clock oscillator. Buffer address register, control unit and new connections are introduced to accomplish the goal of invention. This results in possibility to control device operation modes by means of second additional bus instead of first bus (control through first bus results in loss of high address bits and decreased address space of microprocessor). Extended bus also provides possibility to use not only maximal address space but also to increase it by means of base address methods. EFFECT: increased maximal memory capacity, increased efficiency. 8 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE TESTING FORM OF SIGNALS OF PULSE-POSITION RADIO NAVIGATION SYSTEM | 1997 |
|
RU2111504C1 |
DEVICE FOR REPRESENTING INFORMATION AT GAS-DISCHARGE INDICATOR PANEL | 1992 |
|
RU2042216C1 |
CONTROL SIGNALS SIMULATOR FOR POSITIONING MAGNETIC HEADS RELATIVELY MAGNET DISKS | 1991 |
|
RU2017239C1 |
DEVICE FOR SYNCHRONIZING EXCHANGE BETWEEN MICROPROCESSOR AND REPRESENTATION MEMORY | 0 |
|
SU1786489A1 |
DEVICE FOR DISPLAYING INFORMATION ON GASEOUS-DISCHARGE DISPLAY PANEL | 1993 |
|
RU2069018C1 |
DEVICE FOR PROGRAM CONTROL OF INDUSTRIAL EQUIPMENT | 1993 |
|
RU2072546C1 |
SYSTEM FOR PROGRAM CONTROL OF MANUFACTURING EQUIPMENT | 2000 |
|
RU2189623C2 |
DEVICE FOR CHECKOUT OF MICROCOMPUTER | 0 |
|
SU1553981A1 |
PROGRAMMABLE MULTICHANNEL CODE-TO-PHASE CONVERTER | 0 |
|
SU1742998A1 |
SYNCHRONOUS TIME GROUP SHAPING SYSTEM | 1995 |
|
RU2096916C1 |
Authors
Dates
1997-05-27—Published
1993-08-25—Filed