PROCESS FOR ADDRESS-RANK IDENTIFICATION AND SELECTION OF ANALOG SIGNALS Russian patent published in 1997 - IPC

Abstract RU 2093888 C1

FIELD: analog computer engineering, rank multiplexing and demultiplexing, address identification and selection of given rank signals. SUBSTANCE: device has buffer register, digital comparators, gates, adders and comparator unit. EFFECT: increased load capacity. 6 dwg

Similar patents RU2093888C1

Title Year Author Number
RELATIONAL PROCESS FOR ADDRESS-RANK PROCESSING OF ANALOG SIGNAL TUPLES 1995
  • Volgin L.I.
RU2120662C1
RANK PROCESSOR UNIT FOR IDENTIFYING AND SELECTING SUBMEDIAN, MEDIAN, AND SUPERMEDIAN VALUES OF DATA SIGNAL 1998
  • Volgin L.I.
RU2154299C1
RELATIONAL PROCESSOR FOR ADDRESS-RANK IDENTIFICATION, SELECTION AND RANKING OF THREE ANALOG SIGNALS 1999
  • Volgin L.I.
  • Mishalov S.A.
RU2149450C1
DEVICE FOR RANK IDENTIFICATION 1999
  • Andreev D.V.
RU2149454C1
RELATOR PROCESSOR UNIT FOR IDENTIFYING AND SELECTING QUARTILE VALUES OF INFORMATION SIGNAL GIVEN ON FIVE-ELEMENT SET OF SIGNALS 2001
  • Volgin L.I.
RU2178914C1
ANALOG LOGIC ELEMENT FOR IDENTIFYING RANK ODD PARITY OR PARITY OF DATA SIGNAL 1995
  • Volgin L.I.
RU2109339C1
ANALOG LOGICAL GATE FOR PROHIBITION OF MINIMAL AND MAXIMAL VALUES OF INFORMATION VARIABLE 1995
  • Volgin L.I.
RU2130200C1
ADJUSTABLE-STRUCTURE COMPARATOR-RELATOR MATRIX 2001
  • Volgin L.I.
RU2214625C2
RANK DISCRIMINATOR 1999
  • Andreev D.V.
RU2143736C1
LOGIC SWITCHING PROCESSOR 1999
  • Andreev D.V.
RU2166795C1

RU 2 093 888 C1

Authors

Volgin Leonid Ivanovich[Ru]

Buldakov Oleg Borisovich[Ee]

Dates

1997-10-20Published

1994-03-14Filed