FIELD: automation and computer engineering, in particular, control of production processes. SUBSTANCE: goal of invention is achieved due to serial (temporal) information encoding for transmission of gateway communication lines in different device operation modes. Device has program memory unit, address counter, delay counter, instruction register, address encoder, mode flip-flop, instruction bus, address reception direction commutator, ten AND gates, nine OR gates, register, synchronization code encoder, comparison circuit, unit of three state members, two groups of flip-flops, four groups of AND gates, three groups of OR gates, two flip-flops, two delay gates, and pulse generator. EFFECT: increased field of application due to possibility to implement serial and parallel control algorithms while keeping minimal complexity of gateway interface. 5 dwg
Title | Year | Author | Number |
---|---|---|---|
UNIT OF MICROPROGRAM CONTROL SYSTEM | 1999 |
|
RU2152071C1 |
ASSEMBLY UNIT FOR SOFTWARE CONTROL | 1997 |
|
RU2112269C1 |
UNIT OF MICROPROGRAM SYSTEM | 1997 |
|
RU2116665C1 |
MICROPROGRAM CONTROL UNIT | 1997 |
|
RU2111528C1 |
UNIT OF MICROCONTROLLER NETWORK | 1999 |
|
RU2151421C1 |
DEVICE FOR SOFTWARE CONTROL | 1999 |
|
RU2146064C1 |
UNIT OF MICROCONTROLLER NETWORK | 1997 |
|
RU2112272C1 |
MICROCONTROLLER NETWORK | 1999 |
|
RU2168198C1 |
DIGITAL MICROCONTROLLER NETWORK | 1997 |
|
RU2110827C1 |
MATRIX-TYPE COMMUNICATION NETWORK MODULE | 2000 |
|
RU2168755C1 |
Authors
Dates
2000-02-10—Published
1998-11-02—Filed