FIELD: computer engineering, in particular, data flow architecture. SUBSTANCE: computer system has N processor units, first and second commutators, N associative memory units, buffer memory unit. Goal of invention is achieved by introduced N program fragments processing units, first and second additional commutators, additional buffer memory unit, which are connected to mentioned units by specific connections. EFFECT: increased functional capabilities, increased speed due to decreased amount of associative memory. 2 cl, 45 dwg
| Title | Year | Author | Number | 
|---|---|---|---|
| COMPUTER SYSTEM | 1995 | 
 | RU2110089C1 | 
| COMPUTER | 1997 | 
 | RU2130198C1 | 
| METHOD FOR PROCESSING INFORMATION ON BASIS OF DATA STREAM AND DEVICE FOR REALIZATION OF SAID METHOD | 2005 | 
 | RU2281546C1 | 
| COMPUTING SYSTEM | 1991 | 
 | RU2042193C1 | 
| DATA PROCESSING DEVICE | 1991 | 
 | RU2029359C1 | 
| RECONFIGURABLE COMPUTING MODULE | 2018 | 
 | RU2686017C1 | 
| COMPUTING SYSTEM | 0 | 
 | SU692400A1 | 
| SUBSCRIBER-TO-SUBSCRIBER INTERFACE CONTROL DEVICE | 1993 | 
 | RU2037196C1 | 
| MULTIPROCESSOR SCALAR COMPUTER | 1995 | 
 | RU2113010C1 | 
| COMPUTER | 1998 | 
 | RU2216033C2 | 
Authors
Dates
2000-05-10—Published
1998-02-20—Filed