FIELD: computer equipment.
SUBSTANCE: invention relates to computer engineering. Reconfigurable computing module connected to an on-chip ring network comprises a macroblock of a controller, a macroblock of a dynamically reconfigurable processor, wherein the macroblock of the controller comprises a processor core connected to the memory unit and an adapter to connect to the on-chip network, the macroblock of the dynamically reconfigurable processor comprises a channel switch, a unit for receiving and decoding commands, a driver including a block of segments of an input and output queue, a duplex channel and a conveyor accelerator, comprising N dynamically reconfigurable steps, each having a memory module, a master control node, slave computer nodes and a dynamic connection reconfiguration node and a switch integrated by the service network, three local instruction memory and multiple switch memory.
EFFECT: increasing specific performances per unit of power consumption and per unit area.
1 cl, 1 tbl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
COMPUTATIONAL MODULE FOR MULTI-STAGE MULTITHREADED PROCESSING OF DIGITAL DATA AND METHOD OF PROCESSING USING THIS MODULE | 2018 |
|
RU2681365C1 |
VECTOR COMPUTING CORE | 2023 |
|
RU2819403C1 |
MULTIPROCESSOR SCALAR COMPUTER | 1995 |
|
RU2113010C1 |
COMPUTING MODULE AND PROCESSING METHOD USING SUCH A MODULE | 2018 |
|
RU2689433C1 |
METHOD OF DISTRIBUTING DATA ON MULTIFUNCTIONAL PROCESSOR UNITS WITH VERY LONG COMMAND LINE | 2024 |
|
RU2818498C1 |
METHOD FOR TIME SYNCHRONIZATION OF OPERATION OF RECONFIGURABLE ARCHITECTURE COMPUTER SYSTEM | 2023 |
|
RU2820034C1 |
RECONFIGURABLE COMPUTING SYSTEM | 2017 |
|
RU2677363C1 |
COMPUTING DEVICE OF SOFTWARE AND HARDWARE COMPLEX | 2016 |
|
RU2618367C1 |
PARALLEL COMPUTING ARCHITECTURE | 2016 |
|
RU2644535C2 |
MULTIPROCESSOR COMPUTER SYSTEM | 2012 |
|
RU2502126C1 |
Authors
Dates
2019-04-23—Published
2018-06-14—Filed