ADDRESSING REGISTERS IN DATA PROCESSING DEVICE Russian patent published in 2002 - IPC

Abstract RU 2193228 C2

FIELD: computer engineering; digital processing of signals. SUBSTANCE: device has plurality of data-item storage registers, processor for processing commands, registers relocation unit for converting logic register reference in pre-selected set of commands into physical register reference, and hardware affording cycles for controlling repetition command. EFFECT: provision for using relocation command only for pre-selected number of commands. 22 cl, 7 dwg, 15 tbl

Similar patents RU2193228C2

Title Year Author Number
METHOD FOR PROCESSING WITH USE OF ONE COMMANDS STREAM AND MULTIPLE DATA STREAMS 2001
  • Sajms Dominik Kh'Jugo
  • Sil Dehvid Dzhejms
RU2279706C2
DATA DISPLAYING USING MULTIPLE INSTRUCTION SETS 1995
  • David Vivian Dzhaggar
RU2137184C1
DEVICE AND METHOD FOR DATA PROCESSING USING INSTRUCTION SETS 1995
  • David Viv'Jan Dzhaggar
RU2137183C1
METHOD FOR MEMORIZING STACK OPERANDS IN REGISTER 2001
  • Nevill Ehdvard Kolles
  • Rouz Ehndrju Kristofer
RU2271565C2
METHOD FOR PROCESSING DATA BY MEANS OF COPROCESSOR 2001
  • Karpenter Pol Mehtt'Ju
  • Ehldvot Piter Dzhejms
RU2275678C2
METHOD FOR DATA EXCHANGE USING SEVERAL SETS OF COMMANDS 2002
  • Sil Dehvid Dzhejms
  • Nehvill Ehdvard Kolles
RU2281547C2
TRANSLATED COMMANDS WITH POSSIBLE RERUN 2001
  • Nevill Ehdvard Kolles
  • Rouz Ehndrju Kristofer
RU2263949C2
ARITHMETIC OPERATIONS IN DATA PROCESSING SYSTEM 1999
  • Sil Dehvid Dzhejms
RU2225638C2
METHOD FOR PROCESSING AN UNPROCESSED OPERATION IN SYSTEMS WITH MULTIPLE SETS OF COMMANDS 2002
  • Nehvill Ehdvard Kolles
  • Rouz Ehndrju Kristofer
RU2287178C2
MIXED FILE OF VECTOR/SCALAR REGISTERS 1999
  • Khindz Kristofer Nil
  • Dzhaggar Dehvid Vivian
  • Mehteni Dehvid Terrens
  • Sil Dehvid Dzhejms
RU2212049C2

RU 2 193 228 C2

Authors

Jork Richard

Frehnsis Khedli Dzhejms

Sajms Dominik

Bajlz Stjuart

Dates

2002-11-20Published

1997-08-22Filed