FIELD: physics, communications.
SUBSTANCE: device includes clock rate detector, regenerator, cycle timing unit, serial-to-parallel code converter, pulse multiplier, lag unit, memory cell unit, key unit, first power gauge, random access memory unit, second power gauge, divider, multiplexor unit.
EFFECT: increased jamming resistance.
1 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| DIGITAL DATA TRANSMISSION SYSTEM | 1994 |
|
RU2085046C1 |
| DIGITAL DATA TRANSMISSION SYSTEM CHARACTERIZED BY TWO-SIDED SPEED MATCHING | 1991 |
|
RU2022476C1 |
| CYCLE-WISE SYNCHRONIZATION DEVICE | 0 |
|
SU886289A1 |
| DISCRETE INFORMATION TRANSMISSION SYSTEM | 0 |
|
SU1411983A1 |
| METHOD AND DEVICE FOR CHANNEL TAPPING | 2000 |
|
RU2193821C2 |
| SYNCHRONOUS ADAPTIVE MULTIPLEXER | 1993 |
|
RU2078401C1 |
| METHOD AND SYSTEM FOR SERIAL DATA TRANSMISSION AND RECEPTION | 2000 |
|
RU2181527C1 |
| MULTICHANNEL DIGITAL SYSTEM FOR TRANSMISSION AND RECEPTION OF INFORMATION | 1990 |
|
RU2013012C1 |
| DIGITAL INFORMATION TRANSMISSION SYSTEM | 0 |
|
SU1083380A1 |
| MULTICHANNEL DATA TRANSCEIVING DEVICE | 2001 |
|
RU2209524C2 |
