FIELD: information technologies.
SUBSTANCE: device comprises 10 field transistors of P-type conductivity, 10 field transistors of N-type conductivity, inputs of summands A and B, input of transfer CIN, outputs of supply of high and low voltage levels, the first inverter, output of which is the output of the transfer signal COUT, the second inverter, output of which is the output of the summation result S, double-input logical element AND-NOT and double-input logical element OR-NOT.
EFFECT: increased efficiency of transfer signal generation, due to reduction of capacitance loads in circuit of signal passage from input of transfer CIN to output COUT.
1 dwg, 1 tbl
| Title | Year | Author | Number |
|---|---|---|---|
| SINGLE-BIT ADDER | 2009 |
|
RU2408058C2 |
| SINGLE-DIGIT ADDER | 2011 |
|
RU2444050C1 |
| ADDER | 2010 |
|
RU2435196C1 |
| ACCUMULATOR | 2008 |
|
RU2380739C1 |
| SINGLE-BIT BINARY ADDER | 2011 |
|
RU2450324C1 |
| ADDER | 2011 |
|
RU2455680C1 |
| ADDER | 2011 |
|
RU2469381C1 |
| FULL ADDER | 2011 |
|
RU2475811C1 |
| SINGLE-BIT BINARY CMOS ADDER | 2011 |
|
RU2454703C1 |
| THREE-INPUT CMOS EXCLUSIVE OR/EXCLUSIVE NOR LOGIC GATE | 2020 |
|
RU2761172C1 |
