DEVICE AND METHOD FOR NARROW-BAND INTERFERENCE COMPENSATION IN DIGITAL RADIO INFORMATION TRANSMISSION SYSTEMS Russian patent published in 2015 - IPC H04B1/10 

FIELD: radio engineering, communication.

SUBSTANCE: invention relates to radio communication engineering and can be used for narrow-band interference compensation. The technical result is higher noise-immunity of receiving binary digital signals as a result of compensating for a set of narrow-band interference, the band Δf_N of each of which and the band Δf_S of the useful signal of which satisfy the condition $$\frac{\Delta f_N}{\Delta f_S}<<1.$$ Compensation for narrow-band interference signals in a mixture of a useful signal and an interference signal arriving at the input of a receiver is carried out by subtracting the compensating interference signal generated by a special receiver channel as a result of differences in frequency and phase of the carrier wave of the useful signal and carrier waves of the interference signals. The method provides compensation for a set of spectrally non-overlapping narrow-band interference, received together with a digital frequency-modulated signal, the spectrum of which does not change during compensation, which fundamentally distinguishes the disclosed device from a whitening filter. The method employs, during transmission, quadrature phase-shift-key modulation, one quadrature channel of which transmits high-speed information and the other quadrature channel of which transmits a pseudo-noise signal (PNS), the clock frequency of which is equal to the clock frequency of the high-speed information signal and the power P_PNS of which is significantly less $$\frac{{Р}_{PNS}}{{Р}_S}<<1$$ than the power of the high-speed information signal P_S. Use of a PNS with a large base reduces the power of narrow-band interference once as a result of decomposition thereof when multiplying with a reference PNS in a carrier synchronisation channel.

EFFECT: further reduction of interference power is provided by a narrow-band phase-locked loop scheme in the synchronisation circuit.

2 cl, 1 dwg