Show metadata Hide metadata

(19)

(11)

2 816 836

(13)

(51)

IPC

G06F15/16(2006-01-01)

G06F21/12(2013-01-01)

H04L9/06(2006-01-01)

(21) (22)

Application

2023129119, 2023-11-10

(24)

Start date

2023-11-10

(22)

Actual filing date

2023-11-10

(45)

Published

2024-04-05

(72)

Inventor

Igoshin Aleksandr VladimirovichLebedev Aleksandr VladimirovichMarkov Vladimir IvanovichPanin Andrej DmitrievichSagitov Aleksej VyacheslavovichTelenkov Vyacheslav Viktorovich

(73)

Holder

Obshchestvo S Ogranichennoj Otvetstvennostyu

COPROCESSOR IN CRYPTOGRAPHY PROCESSING SYSTEMS Russian patent published in 2024 - IPC G06F15/16 G06F21/12 H04L9/06

Abstract RU 2816836 C1

FIELD: computer engineering.

SUBSTANCE: coprocessor in cryptography processing systems comprises an arithmetic and logical unit, a microcode generator, a second arithmetic and logical unit, a control unit, an interface and four multiplexers.

EFFECT: broader functional capabilities of the digital signal processor.

1 cl, 2 dwg

Similar patents RU2816836C1

Title	Year	Author	Number
MICROPROGRAMME PROCESSOR	0	Eliseev Aleksandr Aleksandrovich Krupin Vladimir Aleksandrovich Lenkova Valentina Mironovna Petushkov Aleksandr Nikolaevich	SU868766A1
PROGRAMMED COPROCESSOR	0	Goryachev Evgenij Vasilevich Goryachev Sergej Vasilevich Evlannikov Dmitrij Leonidovich Melekhin Viktor Fedorovich	SU1675880A1
METHOD, DEVICE AND COMMAND FOR PERFORMING SIGN MULTIPLICATION OPERATION	2003	Mejsi Vill'Jam V. Ml. Ngujen Kh'Jui V.	RU2275677C2
INSTRUCTION AND LOGICAL CIRCUIT TO CARRY OUT DOT PRODUCT OPERATION	2007	Zokhar Ronen Sekoni Mark Partkhasaratkhi Radzhesh Chennupati Srinivas Bakston Mark Desil'Va Chak Abdallakh Mokhammad A.	RU2421796C2
PROCESSOR	0	Lopato Georgij Pavlovich Smirnov Gennadij Dmitrievich Chalajdyuk Mikhail Fomich Pykhtin Vadim Yakovlevich Astsaturov Ruben Mikhajlovich Zapolskij Aleksandr Petrovich Podgornov Anatolij Ivanovich Pronin Vladislav Mikhajlovich Shklyar Viktor Borisovich	SU1247884A1
ASSOCIATIVE MATRIX PROCESSOR	0	Todua Dzhondo Alpezovich Abramyan Mikhail Arutyunovich Andrushkevich Vladimir Borisovich Imanov Aleksandr Kuluevich Shemyagin Nikolaj Aleksandrovich	SU1164720A1
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS	2003	Ehjbel Dzhejms K. Uolterz Derin K. Tajler Dzhonatan Dzh.	RU2263947C2
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING	2013	Kozarev Nikolaj Shishlov Sergej I. Ier Dzhajesh Butuzov Aleksandr Babayan Boris A. Kluchnikov Andrej	RU2644528C2
DIGITAL SIGNAL PROCESSOR WITH SYSTEM OF COMMANDS VLIW	2019	Telenkov Vyacheslav Viktorovich Mashevich Pavel Romanovich	RU2694743C1
ASSOCIATIVE MATRIX PROCESSOR	0	Todua Dzhondo Alpezovich Abramyan Mikhail Arutyunovich Andrushkevich Vladimir Borisovich Imanov Aleksandr Kuluevich	SU1005065A1

RU 2 816 836 C1

Authors

Igoshin Aleksandr Vladimirovich

Lebedev Aleksandr Vladimirovich

Markov Vladimir Ivanovich

Panin Andrej Dmitrievich

Sagitov Aleksej Vyacheslavovich

Telenkov Vyacheslav Viktorovich

Dates

2024-04-05—Published

2023-11-10—Filed