FIELD: computer technology. SUBSTANCE: device has AND gate, the first mask former and group of modules for forming overflow signal with corresponding couplings. The second mask former, null decoder and new couplings are brought into the device additionally. Module for forming overflow signal has a new structure. Higher speed of operation is achieved due to providing parallelism of null decoding for required number of groups of digits and inspection of overflow in single required group of digits of information input of the device. EFFECT: improved speed of operation. 2 cl, 4 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR GENERATION OF PREDICTED PARITY SIGNALS DURING SHIFTS OF BINARY CODES | 1992 |
|
RU2045772C1 |
SELF-TESTING SYNCHRONIZATION DEVICE | 1992 |
|
RU2084015C1 |
ENCODER | 1991 |
|
RU2023345C1 |
TIME COUNTER | 1990 |
|
RU2079165C1 |
DEVICE FOR CLOCK SIGNAL SELECTION | 1992 |
|
RU2084016C1 |
DIVIDER | 1991 |
|
RU2018934C1 |
DEVICE FOR TIME COUNT | 1990 |
|
RU2024920C1 |
SCALE-OF-13 SYNCHRONOUS FREQUENCY DIVIDER | 1991 |
|
RU2020743C1 |
DIVIDER | 1991 |
|
RU2018933C1 |
FAILURE-RESISTANT MULTIPLIER | 1991 |
|
RU2021631C1 |
Authors
Dates
1994-09-30—Published
1992-05-18—Filed