FIELD: computer engineering. SUBSTANCE: device has pulse generator, first and second counters, unit of counters, first and second multiplexers, first and second flip-flops, reading unit, unit of modulo two adders, first and second AND gates, first and second delay gates. In addition device has microcontroller, read-only memory unit, third counter, initializing unit, unit for data transfer to system bus, third, fourth, fifth, sixth, seventh, eighth, ninth, tenth, eleventh, twelfth, thirteenth, fourteenth, fifteenth, sixteenth flip-flops, second, third, fourth AND gates, first, second NAND gates, first, second, third inverted AND gates, first, second, third fourth fifth sixth seventh eighth ninth, tenth, eleventh OR gates, first second NOR gates, third fourth fifth sixth seventh delay gates, modulo-two adder and LC- circuits. EFFECT: increased functional capabilities. 9 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR CONTROL OF ACCESS TO COMMON BUS FOR LOCAL AREA NETWORKS WITH BUS ARCHITECTURE | 1991 |
|
RU2017214C1 |
MULTIPLE ACCESS-CONTROL DEVICE FOR UNIFIED BUS LOCAL AREA NETWORKS | 1991 |
|
RU2017204C1 |
DEVICE FOR CONTROL OF ACCESS TO BUS IN LOCAL AREA NETWORKS HAVING BUS ARCHITECTURE | 1991 |
|
RU2012042C1 |
MAJORITY SIGNAL SELECTION DEVICE | 0 |
|
SU1656539A1 |
PROGRAM CONTROL UNIT | 1991 |
|
RU2015523C1 |
THREE-CHANNEL REDUNDANT SYSTEM | 1989 |
|
RU1819116C |
THREE-CHANNEL ASYNCHRONOUS SYSTEM | 1991 |
|
RU2029365C1 |
RESERVED UNIT | 1991 |
|
RU2015544C1 |
DEVICE FOR DISTRIBUTING TASKS AMONG PROCESSORS | 0 |
|
SU1524050A1 |
DEVICE FOR INTERFACING COMPUTER BUS WITH PERIPHERALS | 0 |
|
SU1751775A1 |
Authors
Dates
1995-07-20—Published
1992-04-13—Filed