FIELD: pulse devices. SUBSTANCE: device has NOT gate, integrating RC-circuit, which has resistor and capacitor, two NOR gates, XOR gate, parity control circuit having six inputs, odd parity control circuit having four inputs, two AND gates, wire for test results analysis, wire for input pulses. Each bit element has flip-flop, two AND gates, first and second XOR gates, integrating RC-circuit having resistor and capacitor. flip-flop in each bit element is made as clock-controlled D-flip-flop. EFFECT: testing of noise-proof counter. 2 dwg
Title | Year | Author | Number |
---|---|---|---|
RING COUNTER | 1990 |
|
RU2036556C1 |
CONTROLLED TIMER | 1990 |
|
RU2037872C1 |
FLIP-FLOP DEVICE | 1993 |
|
RU2040111C1 |
PULSE COUNTER SAVING INFORMATION DURING INTERRUPTION OF POWER SUPPLY | 1991 |
|
RU2047271C1 |
COMPUTING FACILITY | 2001 |
|
RU2207717C2 |
GRAY-CODE PULSE COUNTER | 1991 |
|
RU2110146C1 |
FREQUENCY DIVIDER | 1991 |
|
RU2036555C1 |
COMPUTING DEVICE | 2001 |
|
RU2207718C1 |
COUNTER OF PULSES IN GRAY CODE | 1991 |
|
RU2042268C1 |
PULSE SHAPER | 1991 |
|
RU2036550C1 |
Authors
Dates
1995-07-25—Published
1990-10-05—Filed