FIELD: computer engineering, in particular, decoders of Reed-Solomon codes. SUBSTANCE: device has shift register of m bits, p modulo-q adders, m+p+1 duplex data commutators, m initial setters of locators. Outputs of register bits serve as device information outputs. Introduced commutators, which are controlled by mode setting input, and their connection to register bits and adders provide possibility of two operation modes: generation of sequences with ascending or descending element rank. Introduced initial setters of locators provide possibility to generate all possible sequences of locators. EFFECT: increased functional capabilities. 5 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR DECODING CONCATENATED REED-SOLOMON CODE | 1993 |
|
RU2036512C1 |
DATA CODING-DECODING DEVICE | 1994 |
|
RU2115231C1 |
MATRIX CALCULATING DEVICE | 0 |
|
SU1134948A1 |
NEURAL PROCESSOR, DEVICE FOR CALCULATION OF SATURATION FUNCTIONS, CALCULATING UNIT AND ADDER | 1998 |
|
RU2131145C1 |
APPARATUS FOR GENERATING CONTROL ACTION TO PROVIDE STABLE OPERATION OF COMPLEX ENGINEERING SYSTEMS | 2011 |
|
RU2475828C1 |
DEVICE FOR CORRECTING ERRORS | 0 |
|
SU1216832A1 |
MATRIX DEVICE FOR SOLVING PARTIAL DIFFERENTIAL EQUATIONS | 0 |
|
SU1302276A1 |
LOGIC STORAGE | 0 |
|
SU771720A1 |
DEVICE FOR DECODING REED-SOLOMON CODES | 2006 |
|
RU2314639C1 |
SYSTEM FOR ENCODING AND DECODING WITH ERROR CORRECTION | 1991 |
|
RU2007042C1 |
Authors
Dates
1998-01-27—Published
1993-03-03—Filed