CIRCUIT ARRANGEMENT WITH DEACTIVATED SCANNING NETWORK Russian patent published in 2003 - IPC

Abstract RU 2211457 C2

FIELD: electronics, protection of information in electron circuits with use of scanning network. SUBSTANCE: technical result of invention lies in prevention of unauthorized analysis of circuit arrangement which incorporates several functional units FB1-FBn. Each functional unit is connected to at least another functional unit and some of these connections are realized with the aid of inhibiting element SFF1- SFFm which can be switched from rated mode to testing mode by means of activation bus ( scanning permit ) and which has additional data input and data output. These additional data inputs and data outputs are interconnected with the aid of sections of data bus DL1-DLe so that inhibiting elements SFF1-SFFm form shift register realizing scanning network. At least one electrically programmed protective element SE which either interrupts corresponding conductor or connects it to certain potential is located in activation bus ( scanning permit ) and/or in sections DL1-DLe of data bus. EFFECT: prevention of unauthorized analysis of circuit arrangement. 3 cl, 2 dwg

Similar patents RU2211457C2

Title Year Author Number
ELECTRONIC MEMORY DEVICE 1998
  • Fibrants Khajko
RU2216796C2
MICROPROCESSOR DEVICE WITH ENCODING 2000
  • Gammel' Berndt
  • Kniffler Oliver
  • Sedlak Khol'Ger
RU2251726C2
BOARD DEVICE AND METHOD FOR DETECTING UNSANCTIONED INTERFERENCE WITH INTEGRAL CIRCUIT 2001
  • Gammel' Berndt
RU2251724C2
METHOD FOR AUTHENTICATING AT LEAST ONE USER IN DATA EXCHANGE 1999
  • Pokrandt Vol'Fgang
RU2211547C2
SEMICONDUCTOR INTEGRATED CIRCUIT WITH SURFACE SHIELDING COATING 1999
  • Smola Mikhel'
  • Brjuklmajer Ehrik-Roger
RU2213390C2
CIRCUIT DEVICE AND METHOD FOR GENERATION OF BINARY BUS SIGNAL 2003
  • Kjunemund Tomas
  • Zedlak Khol'Ger
RU2286011C2
INTEGRAL MICRO-CIRCUIT BOARD WITH ANALYSIS PROTECTION AND METHOD FOR PRODUCTION THEREOF 2001
  • Janke Markus
RU2263372C2
CIRCUIT LAYOUT AND METHOD FOR AUTHENTICATING MEMORY AREA CONTENT 1999
  • Gajl' Markus
  • Pokrandt Vol'Fgang
  • Vedel' Armin
  • Khess Ehrvin
RU2216046C2
SEMICONDUCTOR CLOCKED INTEGRATED CIRCUIT AND ITS ACTIVATION PROCESS 1999
  • Rajner Robert
  • Zedlak Khol'Ger
RU2216769C2
PROCEDURE DETERMINING VERY LOW CAPACITANCE AND ITS APPLICATION 1999
  • Fon Basse Paul'-Verner
  • Viller Jozef
RU2216027C2

RU 2 211 457 C2

Authors

Pal'M Kherbert

Smola Mikhel'

Vall'Shtab Shtefan

Dates

2003-08-27Published

1999-09-28Filed