FIELD: radio engineering.
SUBSTANCE: proposed receiver has shift register, sync signal code combination detector, hold-off store, generator equipment, channel allocator, and logic gates (AND, NOT); in addition it is provided with set of n processing units, each incorporating m-bit shift register and switching device; switch outputs are connected to inputs of sync signal code combination detector.
EFFECT: reduced lock-in time.
1 cl, 1 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| FRAME SYNCHRONISATION DEVICE | 2009 |
|
RU2450465C2 |
| DIGITAL DATA TRANSMISSION SYSTEM CHARACTERIZED BY TWO-SIDED SPEED MATCHING | 1991 |
|
RU2022476C1 |
| CYCLE SYNCHRONIZATION DEVICE | 0 |
|
SU1690209A1 |
| METHOD FOR PROCESSING DIGITAL STREAMS USING SIGNAL MODEL AND REPROGRAMMABLE ELECTRIC CIRCUITS | 2001 |
|
RU2220498C2 |
| DEVICE FOR CYCLE SYNCHRONIZING OF SECONDARY STORAGE | 0 |
|
SU1092510A1 |
| SYSTEM FOR ASYNCHRONOUS MATCHING OF PULSE FLOWS | 0 |
|
SU1420670A1 |
| MULTIFUNCTIONAL SYSTEM FOR RECEIVING, DEMODULATING, AND PROCESSING SIGNALS OF HIERARCHICAL MULTIPLEXING LAYERS ONE THROUGH FOUR | 2001 |
|
RU2224375C2 |
| CLOCK SIGNAL RECEIVER | 0 |
|
SU1424129A1 |
| DEVICE FOR CYCLE SYNCHRONIZING | 0 |
|
SU1107317A1 |
| APPARATUS FOR PROCESSING SHORT-PULSE ULTRA-WIDEBAND SIGNALS AT A RECEIVING SIDE | 2019 |
|
RU2731369C1 |
