FIELD: information technologies.
SUBSTANCE: initialisation device consists of serial number register, network address register, comparison circuits, network address switch, command decoder, obtained message register; at that, the first comparison circuit is connected with one of its inputs to network address field of obtained message register, and with its other input - to network address register, and output of the first comparison circuit is connected to control input of command decoder the information input of which is connected to command code field of obtained message register. The second comparison circuit is connected with one of its inputs to network address field of obtained message register, and with its other input - to output of broadcast address register, and output of the second comparison circuit is connected to control input of the third comparison circuit, the information input of which is connected to serial number field of serial number register, and the other input is connected to serial number register, and output - to one of control inputs of network address switch, the information input of which is connected to address field of obtained message register, and its output is connected to input of network address register.
EFFECT: simplifying initialisation procedure of the devices in data transmission system and close control of access to the system, which is performed with non-registered devices.
4 dwg
Title | Year | Author | Number |
---|---|---|---|
COMMUNICATION DEVICE OF ANNULAR FIBER-OPTICS NET | 0 |
|
SU1689963A1 |
UNAUTHORIZED ACCESS CHECKUP DEVICE | 2002 |
|
RU2221270C2 |
PROGRAMMED CONTROL DEVICE | 0 |
|
SU1800445A1 |
SUBSCRIBER-TO-SUBSCRIBER INTERFACE CONTROL DEVICE | 1993 |
|
RU2037196C1 |
RAILWAY STATION INTEGRATED DATA TRANSFER SYSTEM | 2009 |
|
RU2417914C1 |
DEVICE FOR SWITCHING MESSAGES | 0 |
|
SU1247879A1 |
MICROPROGRAM CONTROL DEVICE | 0 |
|
SU1264172A1 |
DEVICE FOR INFORMATION EXCHANGE | 0 |
|
SU1334151A1 |
DEVICE FOR AUTOMATIC ESTABLISHMENT OF CONNECTIONS AND TRAFFIC EXCHANGE | 0 |
|
SU1737760A1 |
PARALLEL COMPUTING ARCHITECTURE | 2016 |
|
RU2644535C2 |
Authors
Dates
2009-11-10—Published
2006-06-23—Filed