AUXILIARY RECORDING OVER ADDRESS CHANNEL Russian patent published in 2011 - IPC G06F13/42 G06F13/36 

Abstract RU 2417414 C2

FIELD: information technology.

SUBSTANCE: data processing system includes a receiving device, a bus having first, second and third channels, and a transmitting device configured to address to the receiving device over the first channel and reading the payload from the receiving device over the second channel. The transmitting device is further configured to choose between the first and second channel for recording the payload onto the receiving device.

EFFECT: broader functionalities due to performing auxiliary recording over the address channel of a bus.

37 cl, 3 tbl, 9 dwg

Similar patents RU2417414C2

Title Year Author Number
COORDINATED OPERATIONS FOR RECORDING ON BUS ADDRESS CHANNEL 2007
  • Khofmann Richard Dzherard
  • Loman Terens Dzh.
RU2405195C2
METHOD OF TRANSMITTING INFORMATION VIA Fast Channel BETWEEN PHYSICAL DEVICES 2014
  • Pershin Andrej Sergeevich
  • Voroshilov Roman Valer'Evich
  • Gajnutdinov Renat Kharisovich
  • Seliverstov Sergej Valer'Evich
RU2574842C2
METHOD OF INFORMATION TRANSMISSION 2016
  • Pershin Andrej Sergeevich
  • Osipov Yurij Sergeevich
  • Gajnutdinov Renat Kharisovich
RU2642383C2
COMPUTER-COMPUTER INTERFACE 0
  • Terpigorev Igor Anatolevich
  • Dyadkin Ivan Ilich
  • Stepin Sergej Nikolaevich
SU1681307A1
DEVICE FOR INTERFACING COMPUTER BUS WITH PERIPHERALS 0
  • Pimenov Anatolij Vladimirovich
  • Shaporov Igor Dmitrievich
  • Sokolov Sergej Alekseevich
  • Tkachenko Sergej Nikolaevich
  • Kharchenko Vyacheslav Sergeevich
  • Timonkin Grigorij Nikolaevich
SU1751775A1
LOGIC CIRCUIT 2018
  • Panshin, Stephen D.
  • Linn, Scott A.
RU2774795C1
PROVIDING INDIRECT DATA ADDRESSING IN INPUT/OUTPUT PROCESSING SYSTEM WHERE INDIRECT DATA ADDRESS LIST IS FRAGMENTED 2009
  • Kasper Daniel
  • Flanagan Dzhon
  • Judenfrend Kharri
  • Kalos Matt'Ju
  • Bendik Mark
  • Sittman Gustav Iii
  • Khuang Kehtrin
  • Ridi Dejl
  • N'Oku Ugochukvu
RU2505851C2
MULTIPLEXOR CHANNEL 0
  • Abrazhevich Romuald Ignatevich
  • Averyanov Vadim Alekseevich
  • Averyanova Renata Mikhajlovna
  • Gorbul Tatyana Vladimirovna
  • Zakharchuk Vladimir Ivanovich
  • Kosyakina Lyudmila Viktorovna
  • Ovsyannikov Valerij Ivanovich
  • Shapovalenko Margarita Petrovna
SU1167613A1
ARCHITECTURE OF INPUT-OUTPUT PROCESSOR, WHICH CONNECTS INTER-BRIDGE OF PRIMARY COMPONENTS 1996
  • Ehlliot Garbus
  • Piter Sangkhagovit
  • Mark Goldshmidt
  • Nik Ehskandari
RU2157000C2
MEMORY DEVICE WITH RANDOM ACCESS 0
  • Bozhenko Igor Borisovich
  • Meshkov Oleg Kuzmich
  • Kondratov Petr Aleksandrovich
SU1548790A1

RU 2 417 414 C2

Authors

Khofmann Richard Dzherard

Loman Terri

Dates

2011-04-27Published

2007-02-26Filed