COORDINATED OPERATIONS FOR RECORDING ON BUS ADDRESS CHANNEL Russian patent published in 2010 - IPC G06F13/42 

Abstract RU 2405195 C2

FIELD: information technology.

SUBSTANCE: data processing system includes a receiving device, a bus having first, second and third channels, and a transmitting device configured to address the receiving device on the first channel and read the payload from the receiving device on the second channel, wherein the transmitting device is further configured to record a first portion of the payload into the receiving device on the first channel and the second portion of the payload into the receiving device on the third channel.

EFFECT: faster operation owing to cutting on time for waiting for recording and wider transmission bandwidth.

42 cl, 7 dwg

Similar patents RU2405195C2

Title Year Author Number
AUXILIARY RECORDING OVER ADDRESS CHANNEL 2007
  • Khofmann Richard Dzherard
  • Loman Terri
RU2417414C2
ARCHITECTURE OF INPUT-OUTPUT PROCESSOR, WHICH CONNECTS INTER-BRIDGE OF PRIMARY COMPONENTS 1996
  • Ehlliot Garbus
  • Piter Sangkhagovit
  • Mark Goldshmidt
  • Nik Ehskandari
RU2157000C2
TARGET DISC MEMORY ACCESSING METHOD, DISC CAPACITY EXTENSION SYSTEM AND DISC ARRAY 2006
  • Vehj Chzhan'Min
RU2399951C2
PROGRAMMABLE DEVICES FOR PROCESSING DATA MEMORY TRANSFER REQUESTS 2016
  • Dzhittins Bendzhamin
RU2690751C2
DATA-BUS SYSTEM FOR SINGLE-CHANNEL COMMUNICATION BETWEEN MULTIPLE STATIONS 1994
  • Jelle Khukstra
RU2122234C1
TREE-CHANNEL RESERVED DEVICE FOR RECEPTION AND TRANSMISSION OF INFORMATION 0
  • Smetanin Igor Nikolaevich
  • Rukodanov Yurij Petrovich
  • Druz Leonid Volfovich
SU1758646A1
MULTIPLEXOR CHANNEL 0
  • Zaslavskij Rema Iosifovich
  • Kharitonov Vasilij Naumovich
  • Shcheredin Aleksandr Petrovich
  • Sheptunov Evgenij Petrovich
SU723559A1
PORTABLE DATA STORAGE UNIT WITH MULTIPLE MEMORY UNITS 2004
  • Tan' Genri
  • Lim Lehj Chuan'
  • Pu Tehn Pin'
RU2325689C2
MULTICHANNEL BUFFER MEMORY 0
  • Smetanin Igor Nikolaevich
  • Rukodanov Yurij Petrovich
  • Druz Leonid Volfovich
SU1721631A1
DEVICE FOR MICROPROCESSOR-SYSTEM BUS INTERFACING 0
  • Bazhenov Sergej Evgenevich
  • Blagodarnyj Nikolaj Petrovich
  • Odnokozov Vladimir Ivanovich
  • Sizonenko Oleg Aleksandrovich
  • Timonkin Grigorij Nikolaevich
  • Tkachenko Sergej Nikolaevich
  • Toporkov Valentin Vasilevich
  • Kharchenko Vyacheslav Sergeevich
SU1837299A1

RU 2 405 195 C2

Authors

Khofmann Richard Dzherard

Loman Terens Dzh.

Dates

2010-11-27Published

2007-02-23Filed