FIELD: physics, computer engineering.
SUBSTANCE: invention relates to functional capabilities of commands of a computer system processor. Described is a separate loading/storage command upon execution of which a central processing unit accesses operands from two separate memory cell and condition code indicators are set, which indicate whether inseparable access to two operands has been performed through block-parallel disabled selected access to operands without intermediate operations for accessing a storage device from other central processing units. When using said command in the form of separate loading of a pair, loading is the access and separate data are stored in general registers.
EFFECT: high efficiency of executing inseparable operations.
16 cl, 19 dwg
Title | Year | Author | Number |
---|---|---|---|
INCREASING NUMBER OF GENERAL PURPOSE REGISTERS AVAILABLE TO INSTRUCTIONS | 2010 |
|
RU2562430C2 |
MEANS FOR KEY SETTING WITHOUT SWITCHING TO PASSIVE STATE | 2010 |
|
RU2542953C2 |
METHOD AND COMPUTER SYSTEM FOR HIDING SELECTED INSTALLED FUNCTIONS OF MULTIFUNCTIONAL COMMAND | 2010 |
|
RU2571364C2 |
SAVING/RESET OF SELECTED REGISTERS AT TRANSACTION PROCESSING | 2012 |
|
RU2562424C2 |
METHOD AND SYSTEM FOR CONTROLLING EXECUTION WITHIN COMPUTING ENVIRONMENT | 2012 |
|
RU2577487C2 |
COMMON BOOT SEQUENCE FOR CONTROL UTILITY ABLE TO BE INITIALISED IN MULTIPLE ARCHITECTURES | 2015 |
|
RU2665238C2 |
TRANSACTION DIAGNOSTIC BLOCK | 2012 |
|
RU2571397C2 |
FORCED TRANSACTION EXECUTION | 2012 |
|
RU2549112C2 |
PROGRAMME INTERRUPTION FILTERING IN TRANSACTIONAL EXECUTION | 2012 |
|
RU2568923C2 |
NON-TRANSACTIONAL STORE INSTRUCTION | 2012 |
|
RU2568324C2 |
Authors
Dates
2015-06-27—Published
2010-11-08—Filed