METHOD FOR ARRANGING DIRECT ACCESS TO MEMORY IN TRANSMISSION OF INFORMATION BETWEEN PHYSICAL OBJECTS Russian patent published in 2017 - IPC G06F13/38 

Abstract RU 2638781 C2

FIELD: physics.

SUBSTANCE: method for arranging the direct access to memory when transmitting information between the physical objects in which the hardware blocks of the direct access to memory are used to transfer the data in the format of the PCI-Express packets between the source module and the receiver module, configured to dynamically manage the job chains to send and receive the data included in the HS-controllers made to ensure the effective exchange of the data between memory of the modules with a minimal involvement of the processors with a hardware bandwidth limitation of the data transmission channel and the provision of guaranteed time intervals of the access to the shared resources of the processor bus based on the use of standard VI (virtual interfaces) and the standard bus PCI-Express and the connection of the HS-controller, herewith in the framework of standard VI the data exchange occurs between two processes in different processors on the principle of "point-to-point", and for each of the processes a duplex exchange channel is a virtual interface that consists of a pair of work queues: a queue for sending and a queue for reception.

EFFECT: reducing the cost of processing time for multiple copies of data from memory to memory.

2 dwg

Similar patents RU2638781C2

Title Year Author Number
DEVICE FOR RECEIVING AND TRANSMITTING DATA WITH THE POSSIBILITY OF INTERACTION WITH OpenFlow CONTROLLER 2014
  • Bezzubtsev Stanislav Olegovich
  • Vasin Vjacheslav Viktorovich
  • Smeljanskij Ruslan Leonidovich
  • Shalimov Aleksandr Vladislavovich
RU2584471C1
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS 2014
  • Skarlata Vinsent R.
  • Dzhonson Sajmon P.
  • Beker Vladimir
  • Uolker Dzhess
  • Sentoni Emi L.
  • Anati Ittaj
  • Makaram Ragkhunandan
  • Makkin Frensis Ks.
  • Rozas Karlos V.
  • Savagaonkar Udaj R.
RU2599340C2
COMPUTING DEVICE OF SOFTWARE AND HARDWARE COMPLEX 2016
  • Molyakov Andrej Sergeevich
RU2618367C1
HIGH-PERFORMANCE COMPUTER PLATFORM BASED ON PROCESSORS WITH HETEROGENEOUS ARCHITECTURE 2016
  • Lobanov Vasilij Nikolaevich
  • Cheldiev Mark Igorevich
RU2635896C1
METHOD FOR PARALLEL PROCESSING OF INFORMATION IN A HETEROGENEOUS MULTIPROCESSOR SYSTEM ON A CHIP (SOC) 2022
  • Petrichkovich Yaroslav Yaroslavovich
  • Yanakova Elena Sergeevna
  • Macharadze Georgij Tamazevich
  • Volkov Aleksej Nikolaevich
RU2790094C1
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION 2013
  • Ajer Venkatraman
  • Dzhu Derren S.
  • Uilli Dzheff
  • Blenkenship Robert Dzh.
RU2579140C1
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION 2013
  • Ajer Venkatraman
  • Dzhu Derren S.
  • Uilli Dzheff
  • Blenkenship Robert Dzh.
RU2599971C2
AIRCRAFT RADIO SYSTEM 2011
  • Baddu Dzheffri Dzhejms Akvej
  • Nehjlor Majkl
  • Majers Ehndrju Piter
RU2564434C2
RECONFIGURABLE COMPUTING MODULE 2018
  • Andryushin Dmitrij Valentinovich
  • Bikonov Dmitrij Vladilenovich
  • Butov Aleksej Aleksandrovich
  • Gavrilov Svyatoslav Andreevich
  • Gorbunov Viktor Stanislavovich
  • Nikitin Anatolij Ivanovich
  • Panasenkov Aleksej Viktorovich
  • Ravcheev Andrej Valerevich
  • Semenov Aleksandr Aleksandrovich
  • Stepanov Anton Sergeevich
  • Peplov Ilya Sergeevich
  • Shmalenko Dmitrij Sergeevich
  • Ejsymont Leonid Konstantinovich
RU2686017C1
INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS 2014
  • Lechenko, Anton
  • Efimov, Andrey
  • Shishlov, Sergey Y
  • Kluchnikov, Andrey
  • Garifullin, Kamil
  • Burovenko, Igor
  • Babayan, Boris A.
RU2663362C1

RU 2 638 781 C2

Authors

Pershin Andrej Sergeevich

Kremlev Aleksandr Evgenevich

Seliverstov Dmitrij Valerevich

Dates

2017-12-15Published

2016-09-29Filed