FIELD: physics.
SUBSTANCE: computing device has a multi-layer structure and a sectional microprocessor with multi-core cores, processor modules with hardware cores and processing channels, a coder connected to the hardware cores of the network coprocessor, the query processing pipeline and processor modules and interacting with the functional devices of the adjacent sectional crystal assembly. The device also contains a SIMD operation module with one-bit registers for storing the performance characteristics of logical and arithmetic operations, connected via DMA controllers to WDM transceivers, for implementing messages simultaneously at different wavelengths, cache controllers, serialization/deserialization packets, a router, a block of operations on bitmaps, a device for working with 160-bit data.
EFFECT: increase the speed of the device.
13 cl, 1 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| METHOD OF FUNCTIONING COMPUTER DEVICE OPERATING SYSTEM OF SOFTWARE AND HARDWARE COMPLEX | 2016 |
|
RU2626350C1 |
| INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE | 2013 |
|
RU2662394C2 |
| MODULE FOR COPROCESSOR CACHE | 2011 |
|
RU2586589C2 |
| INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING | 2013 |
|
RU2644528C2 |
| METHOD FOR ARRANGEMENT OF GLOBALLY ADRESSED COMMON MEMORY IN MULTIPROCESSOR COMPUTER | 2008 |
|
RU2396592C2 |
| COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE | 2014 |
|
RU2637463C2 |
| DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT | 2014 |
|
RU2598594C2 |
| DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER | 2014 |
|
RU2636669C2 |
| INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS | 2014 |
|
RU2663362C1 |
| COMPUTATIONAL MODULE FOR MULTI-STREAM PROCESSING OF DIGITAL DATA AND PROCESSING METHOD USING SAID MODULE | 2018 |
|
RU2708794C2 |
