FIELD: computer equipment.
SUBSTANCE: invention relates to a device for bit-by-bit computing of logic and arithmetic operations. Device comprises interconnected logic and arithmetic operations unit, result storage unit, control unit, number input unit, first number register unit and second number register unit.
EFFECT: technical result is higher accuracy of performing logic and arithmetic operations.
1 cl, 2 tbl, 17 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| PARALLEL ADDER-SUBTRACTOR ON NEURAL LOGIC ELEMENTS | 2020 |
|
RU2780299C2 |
| PARALLEL-SERIES ADDER-SUBTRACTOR BY HIGHER POSITIONS FORWARD ON NEURONS | 2019 |
|
RU2708501C1 |
| ADDER-COMPUTER ON ELEMENTS OF NEURAL LOGIC | 2019 |
|
RU2715177C1 |
| COMPUTING PUBLIC EVOLUTIONARY ASYNCHRONOUS MODULAR SYSTEM | 2009 |
|
RU2453910C2 |
| PARALLEL ADDER-SUBTRACTOR BASED ON NEURON-LIKE ELEMENTS | 2023 |
|
RU2805774C1 |
| PARALLEL SUBTRACTOR-ADDER ON NEURONS | 2003 |
|
RU2246752C1 |
| COMPUTING MODULE OF LOGICAL OPERATIONS | 2019 |
|
RU2716026C1 |
| LOGIC OPERATIONS EXECUTING DEVICE | 2005 |
|
RU2288500C1 |
| FORWARD HIGH-ORDER-POSITION ADDERSUBSTRACTOR BUILT AROUND NEURONS | 2002 |
|
RU2205444C1 |
| 0 |
|
SU509870A1 |
