MATRIX ACCUMULATOR FOR READ-ONLY MEMORY UNIT Russian patent published in 1997 - IPC

Abstract SU 1108915 A1

FIELD: computer engineering. SUBSTANCE: device has first-type semiconductor substrate with recesses, first group of second-type bit diffusion lines which are located near to surface of substrate. In addition first-type diffusion layer is located between diffusion lines in recesses of first-type semiconductor substrate which is covered with first dielectric layer with holes in which second dielectric layer is located. Second dielectric layer is covered with third dielectric layer and is connected to polysilicon electrodes. Surface of first and third dielectric layers is connected to first group of address conducting lines. Polysilicon electrodes are covered with fourth dielectric layer on which surface second group of address conducting lines is located over polysilicon electrodes between address polysilicon lines of first group. In addition device has fifth dielectric layer and second group of bit conducting layers, sixth and seventh dielectric layers. Bit conducting lines of second group are diffusion, have second type of conductance and are located in parallel to bit conducting lines of first group; address conducting lines of first group have flanges and are located in perpendicular to bit diffusion lines of first and second groups. Fifth dielectric layer is located on surface of address conducting lines of first group; sixth dielectric layer is located on surface of ends of flanges of fifth dielectric layer; seventh dielectric layer is located on surface of first, third, fifth and sixth dielectric layers. Holes of seventh dielectric layer match holes in first dielectric layer. Another claim of invention describes device design in which fifth and sixth dielectric layers are made from silicon dioxide which depth in fifth layer is by 5-10 times greater than depth of second dielectric layer and depth of sixth layer is by 10 times less than depth of second dielectric layer. EFFECT: increased density. 2 cl

Similar patents SU1108915A1

Title Year Author Number
MATRIX STACKER FOR PERMANENT STORAGE 1980
  • Ovcharenko V.I.
  • Kolker B.I.
  • Portnjagin M.A.
SU888731A1
MATRIX STORAGE UNIT FOR READ-ONLY MEMORY UNIT 1986
  • Ovcharenko V.I.
  • Portnjagin M.A.
SU1338688A1
MATRIX STORAGE CIRCUIT OF PERMANENT STORAGE 1986
  • Ovcharenko V.I.
  • Portnjagin M.A.
SU1378682A1
MATRIX MEMORY FOR PERMANENT STORAGE 1983
  • Kolker B.I.
  • Portnjagin M.A.
  • Bukreev E.V.
SU1105055A1
MATRIX STORAGE CIRCUIT FOR PERMANENT STORAGE 1986
  • Ovcharenko V.I.
  • Portnjagin M.A.
SU1385872A1
STACKER FOR PERMANENT STORAGE 1982
  • Ovcharenko V.I.
  • Portnjagin M.A.
SU1053638A1
MEMORY CELL FOR FIXED STORAGE AND IT MAKING METHOD 0
  • Ovcharenko V.I.
SU1655242A1
FIXED MEMORY MATRIX STORAGE MAKING METHOD 0
  • Ovcharenko V.I.
SU1607621A1
STORAGE UNIT FOR FIXED MEMORY AND METHOD FOR IT FABRICATING 0
  • Ovcharenko V.I.
  • Sushcheva N.V.
SU1642888A1
MATRIX STORAGE FOR FIXED MEMORY 0
  • Ovcharenko V.I.
  • Serebryannikova V.P.
  • Shtyrov V.G.
  • Portnyagin M.A.
SU1669307A1

SU 1 108 915 A1

Authors

Kol'Djaev V.I.

Ovcharenko V.I.

Gritsenko V.A.

Dates

1997-05-27Published

1982-03-04Filed