FIELD: microprocessor computer engineering. SUBSTANCE: device has central processing unit, input/output device, static memory unit. Address-information, address and control inputs and outputs of common bus are connected to central processor, input/output device and static memory unit. Interface unit of input/output device contains flip-flop and multiplexer which connect output of input/output device to its input. This results in possibility to test it by software. In addition memory control unit of static memory unit contains four XOR gates, two NAND gates, OR gate, flip-flop. They provide possibility to use last memory bank. EFFECT: increased functional capabilities. 13 dwg
Title | Year | Author | Number |
---|---|---|---|
MICROCOMPUTER | 1994 |
|
RU2108619C1 |
MICROCOMPUTER | 2000 |
|
RU2209462C2 |
MULTIPLEX DEVICE FOR EXCHANGING INFORMATION | 0 |
|
SU1157546A1 |
DEVICE FOR CONNECTING TWO MAIN LINE | 0 |
|
SU1675894A1 |
DEVICE FOR INTERFACING TWO MICROCOMPUTERS WITH COMMON MEMORY | 0 |
|
SU1674141A1 |
DEVICE FOR DEBUGGING MICROCOMPUTERS | 0 |
|
SU1247877A1 |
DEVICE FOR MATING COMPUTER WITH COMMUNICATION CHANNEL | 1991 |
|
RU2011217C1 |
INTERFACE FOR LINKING TWO MICROCOMPUTERS WITH COMMON MEMORY | 0 |
|
SU1280643A1 |
DEVICE FOR MAKING INTERFACE BETWEEN PROCESSOR AND MEMORY | 1991 |
|
RU2018941C1 |
DEVICE FOR DEBUGGING PROGRAMS FOR MICROCOMPUTER | 0 |
|
SU1815643A1 |
Authors
Dates
1995-09-20—Published
1991-02-07—Filed