FIELD: communications and computer engineering. SUBSTANCE: clearing value storage unit 13, parity-check sequence storage unit 14, error location calculation unit 15, mask generation unit 16, clearing correction unit 17 are introduced to accomplish the goal of invention. This results in additional detection of part of single-bit or multi-bit errors if there are clearings and detection of double-bit or multi-bit errors without clearings. EFFECT: increased stability to noise of Reed-Solomon code. 2 dwg
Title | Year | Author | Number |
---|---|---|---|
DECODER OF REED-SOLOMON CODE | 1991 |
|
RU2007041C1 |
REED-SOLOMON CODE ENCODER | 0 |
|
SU1718385A2 |
ERROR-CORRECTING DEVICE | 1991 |
|
RU2037271C1 |
LINEAR CODE DECODER | 0 |
|
SU1432786A1 |
DEVICE FOR DECODING CONCATENATED REED-SOLOMON CODE | 1993 |
|
RU2036512C1 |
DATA CODING-DECODING DEVICE | 1994 |
|
RU2115231C1 |
DIGITAL DATA TRANSMISSION AND RECEPTION SYSTEM | 0 |
|
SU1637025A1 |
DEVICE FOR DECODING THE REED-SOLOMON CODE | 0 |
|
SU1332539A1 |
ANALOG DECODER OF ABRAMSON CODE | 0 |
|
SU988165A1 |
ANALOG DECODER OF EXTENDED GOLEY CODE | 0 |
|
SU1580566A1 |
Authors
Dates
1994-01-30—Published
1991-04-29—Filed