FIELD: pulse technique; automatic control and computer engineering. SUBSTANCE: device has control RS flip-flop, six JK flip-flops 3, 5, 8, 10, 12, 15, two converters 20, 21, concurrent data input circuit 22, start-pulse leading edge detector 1, five coincidence gates 4, 6, 11, 13, 16, two code buses Kσ and Kτ, input bus, start-pulse bus, three inverters 7, 17, 19, output bus, code comparison gate 18. EFFECT: enlarged functional capabilities. 2 dwg
Title | Year | Author | Number |
---|---|---|---|
SYNCHRONOUS RATE DIVIDER | 1992 |
|
RU2037957C1 |
PRESET-FREQUENCY CONTROLLED OSCILLATOR | 1997 |
|
RU2121749C1 |
MULTIBIT CONTROLLED FREQUENCY SCALER | 1996 |
|
RU2119248C1 |
DIGITAL-ANALOG SINE-WAVE OSCILLATOR | 1995 |
|
RU2108657C1 |
FREQUENCY DIVIDER | 1991 |
|
RU2037958C1 |
VARIABLE-RATIO DIVIDER | 0 |
|
SU1653153A1 |
GRAY-CODE PULSE COUNTER | 1991 |
|
RU2110146C1 |
COUNTER WITH SELF-TEST | 1993 |
|
RU2074513C1 |
COMBINATION DEVICE FOR DELAYING AND SHAPING PULSES | 0 |
|
SU1443151A1 |
DIGITAL METER OF SINGLE PULSE DURATION | 0 |
|
SU1171444A1 |
Authors
Dates
1995-11-10—Published
1993-03-01—Filed