Patenton — panteon of patents

(19)

RU

(11)

2 171 490

(13)

C2

(51)

IPC

(21) (22)

Application

97112199/09, 1995-12-20

(24)

Start date

1995-12-20

(22)

Actual filing date

1995-12-20

(45)

Published

2001-07-27

(72)

Inventor

Karmin Duglas M.Krouford Dzhon

(73)

Holder

Intel Korporejshn

MULTIPROCESSOR COMPUTER SYSTEM HAVING COHERENT CASH WITH REDUCED POWER CONSUMPTION Russian patent published in 2001 - IPC

Abstract RU 2171490 C2

FIELD: computer systems. SUBSTANCE: systems have two processors, bus, automatically operating frequency phase adjustment circuit, cash and tag array. The second system has means for resolving collisions, control unit for handling interruptions and register. EFFECT: enhanced effectiveness of bus traffic control; low power consumption. 8 cl, 8 dwg

Similar patents RU2171490C2

Title Year Author Number
ARCHITECTURE OF INPUT-OUTPUT PROCESSOR, WHICH CONNECTS INTER-BRIDGE OF PRIMARY COMPONENTS 1996
  • Ehlliot Garbus
  • Piter Sangkhagovit
  • Mark Goldshmidt
  • Nik Ehskandari
 RU2157000C2
MECHANISM FOR PROCESSING INTERRUPTS IN COMPUTER SYSTEMS, SUPPORTING SIMULTANEOUS EXECUTION OF MULTIPLE STREAMS 2002
  • Bobkhol'Ts Skott
  • Merti Keshavram
 RU2280272C2
METHOD, APPARATUS AND SYSTEM FOR PRELIMINARY DISTRIBUTED PROCESSING OF SENSOR DATA AND CONTROL OF IMAGE AREAS 2013
  • Barr Dzheremi
  • Subramaniam Gokul
 RU2595760C2
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION 2013
  • Ajer Venkatraman
  • Dzhu Derren S.
  • Uilli Dzheff
  • Blenkenship Robert Dzh.
 RU2579140C1
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION 2013
  • Ajer Venkatraman
  • Dzhu Derren S.
  • Uilli Dzheff
  • Blenkenship Robert Dzh.
 RU2599971C2
SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING 2014
  • Gertson Gideon
  • Stark Dzhared V.
  • Diskin Gal
 RU2628163C2
LATE LOCK ACQUIRE MECHANISM FOR HARDWARE LOCK ELISION (HLE) 2008
  • Akkari Khaitam
  • Radzhvar Ravi
  • Srinivasan Srikant T.
 RU2501071C2
UNLIMITED TRANSACTIONAL MEMORY WITH ASSURANCES OF MOVEMENT DURING TRANSFER, USING HARDWARE GLOBAL LOCK 2014
  • Gottshlikh Dzhastin E.
  • Kalchu Irina
  • Shpejsmen Tatyana
  • Pokam Zhil A.
 RU2597506C2
METHOD AND DEVICE FOR BLOCKING SYNCHRONIZATION SIGNAL IN MULTITHREADED PROCESSOR 2000
  • Rodzhers Dion
  • Toll Bret
  • Vud Ehmi
 RU2233470C2
DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT 2014
  • Dosi Khem
  • Radzhu Anand
 RU2598594C2

RU 2 171 490 C2

Authors

Karmin Duglas M.

Krouford Dzhon

Dates

2001-07-27—Published

1995-12-20—Filed

read Similar patents