FIELD: engineering of interrupt processing mechanisms in computer systems.
SUBSTANCE: system contains processor with multiple contexts for execution of commands stored in memory. In response to common interrupt logical processors of processor with multiple contexts compete for receiving access to jointly utilized register. First logical processor gaining access to aforementioned jointly utilized register processes common interrupt. Remaining logical processors return from interrupt.
EFFECT: increased productiveness of system.
4 cl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
SYSTEMS AND METHODS OF FLAG TRACKING IN OPERATIONS OF TROUBLESHOOTING | 2014 |
|
RU2628156C2 |
METHOD AND DEVICE FOR PAUSING EXECUTION OF A STREAM UNTIL A CERTAIN MEMORY ACCESS IS PERFORMED | 2002 |
|
RU2308754C2 |
METHOD AND DEVICE FOR BLOCKING SYNCHRONIZATION SIGNAL IN MULTITHREADED PROCESSOR | 2000 |
|
RU2233470C2 |
INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS | 2014 |
|
RU2663362C1 |
EFFICIENT INTERRUPTION ROUTING FOR MULTITHREADED PROCESSOR | 2015 |
|
RU2678513C2 |
THREAD CONTEXT RESTORATION IN MULTI-THREADING COMPUTER SYSTEM | 2015 |
|
RU2670909C9 |
SYSTEM AND METHOD FOR PROTECTION FROM NON-TRUSTED SYSTEM CONTROL MODE CODE BY MEANS OF REDIRECTION OF SYSTEM MANAGEMENT MODE INTERRUPT AND CREATION OF VIRTUAL MACHINE CONTAINER | 2003 |
|
RU2313126C2 |
DYNAMIC ACTIVATION OF MULTITHREADING | 2015 |
|
RU2662403C2 |
ADDRESS EXTENSION AND REDUCTION IN THE MULTI-THREAD COMPUTER SYSTEM | 2015 |
|
RU2661788C2 |
METHODS AND APPARATUS FOR EMULATING BRANCH PREDICTION BEHAVIOUR OF EXPLICIT SUBROUTINE CALL | 2007 |
|
RU2417407C2 |
Authors
Dates
2006-07-20—Published
2002-08-01—Filed