FIELD: automation and computer engineering; radio communication systems using noise-like signals. SUBSTANCE: device has input register, bit-to-bit modulo two adding unit with two m-digit inputs, m EXCLUSIVE OR gates, pairwise conjunction unit for odd and even digits with one m-digit input, m/2 AND gates, modulo two adder, sign inversion unit, clock generator, and binary counter with even number of bits. EFFECT: simplified design of device. 1 cl, 4 dwg, 1 tbl
| Title | Year | Author | Number |
|---|---|---|---|
| QUASI-ORTHOGONALLY OPPOSITE SIGNAL GENERATOR | 1999 |
|
RU2187144C2 |
| ORTHOGONAL SIGNAL GENERATOR | 0 |
|
SU1697071A1 |
| QUASI-ORTHOGONAL SIGNAL GENERATOR | 0 |
|
SU1755270A1 |
| DEVICE FOR BIT-BY-BIT COMPUTING OF LOGIC AND ARITHMETIC OPERATIONS | 2020 |
|
RU2739343C1 |
| DEVICE FOR BINARY DATA PARITY CHECKING | 0 |
|
SU1015388A1 |
| METHOD AND DEVICE FOR DATA TRANSFER IN CODE-DIVISION SYSTEMS | 2001 |
|
RU2234191C2 |
| METHOD FOR ADDING NUMBERS IN "1 OF 4" CODE AND ADDER FOR THIS CODE | 2003 |
|
RU2251143C1 |
| METHOD FOR DATA COMPRESSION-DECOMPRESSION AND DEVICE FOR ITS REALISATION | 2011 |
|
RU2488960C2 |
| QUASIOPTIMUM DISCRETE-FREQUENCY SIGNAL SHAPER | 0 |
|
SU1578836A1 |
| PROGRAMMABLE LOGIC DEVICE | 2012 |
|
RU2503993C1 |
Authors
Dates
2003-07-27—Published
2001-06-09—Filed