MEMORY LOCATION Russian patent published in 2004 - IPC

Abstract RU 2222100 C2

FIELD: pulse engineering, computer engineering, control systems. SUBSTANCE: device has switching unit, N series RC circuits, three input buses, address bus, read- out bus, multiplexer, asynchronous D flip-flop, NOR gate, two NAND gates, comparator, and pulse counter. EFFECT: enlarged stored information content. 1 cl, 1 dwg

Similar patents RU2222100C2

Title Year Author Number
MEMORY LOCATION 2002
  • Anashkin D.N.
  • Shishkin G.I.
RU2224356C2
STORAGE LOCATION 2001
  • Mochalov V.A.
  • Shishkin G.I.
RU2214037C2
DEVICE FOR CHECKING AND DIAGNOSIS OF DIGITAL CIRCUITS 0
  • Lebed Lev Lvovich
  • Osobov Mikhail Izrailevich
SU1755207A1
COUNTER OF PULSES IN GRAY CODE 1991
  • Dikarev I.I.
  • Shishkin G.I.
RU2042268C1
METHOD OF LOCAL RADIOTELEPHONE AND SYSTEM 0
  • Byzov Yurij Ivanovich
  • Klyushkin Ivan Vladimirovich
SU1831767A3
ALLOCATED STORAGE MULTICONTROLLER 2014
  • Levin Il'Ja Izrailevich
  • Vinevskaja Lidija Ivanovna
  • Noskov Sergej Vladimirovich
RU2550555C1
DEVICE FOR DEBUGGING MICROCOMPUTERS 0
  • Zobin G.Ya.
  • Ognev A.I.
  • Minkovich A.B.
  • Krivopaltsev E.S.
  • Serebryannyj V.A.
  • Shkolnik B.A.
SU1410708A1
MICROPROGRAM CONTROL DEVICE 0
  • Litvinov Viktor Vasilevich
  • Shvein Aleksej Anatolevich
  • Shumej Aleksandr Sergeevich
SU1315974A1
PROCESSOR 0
  • Krivonosov Anatolij Ivanovich
  • Kirichenko Nikolaj Vasilevich
  • Kalmykov Valentin Aleksandrovich
  • Suprun Vasilij Petrovich
  • Mekhovskoj Nikolaj Filippovich
  • Sychev Aleksandr Vasilevich
  • Timonkin Grigorij Nikolaevich
  • Tkachenko Sergej Nikolaevich
  • Kharchenko Vyacheslav Sergeevich
SU1213485A1
PROCESSOR FOR MULTIPROCESSOR SYSTEM 0
  • Belitskij Robert Izrailevich
  • Zajonchkovskij Anatolij Iosifovich
  • Palagin Aleksandr Vasilevich
SU1295410A1

RU 2 222 100 C2

Authors

Ostrovskij O.A.

Shishkin G.I.

Dates

2004-01-20Published

2002-02-01Filed