ARCHITECTURE AND PROTOCOL OF BUS WITH QUADRUPLED SPOOLING Russian patent published in 2006 - IPC G06F13/42 

Abstract RU 2271566 C2

FIELD: engineering of architecture and bus protocols.

SUBSTANCE: bidirectional multi-point processor bus is connected to multiple bus agents, while bus can operate in signaling mode with multiple spooling, in which multiple information elements are outputted to bus by setting agent with frequency, dividable by frequency of bus clock signal, setting agent also activates strobe to identify moment of selection for information elements, which can be set by means of signaling mode with binary spooling, wherein two information elements are outputted during one period of bus clock signal, also, data elements for transferring data string can be outputted by means of signaling mode, wherein four data elements are outputted during one period of bus clock signal, and multiple gating signals can be temporarily activated in shifted or staggered order for decreasing frequency of gating signals, selection symmetry can be improved by using only one type of fronts of gating signals for identifying moments of selection.

EFFECT: improved data transfer speed or frequencies band.

19 cl, 9 dwg

Similar patents RU2271566C2

Title Year Author Number
PARALLEL-MATCHED BUS SYSTEM 2001
  • Maldzhono Garri
  • Ilkbakhar Alper
  • Rodriges Pablo M.
RU2239230C2
COMPATIBILITY OF SINGLE-WIRE AND THREE-WIRE BUSES 2005
  • Khanskuin Dehvid V.
  • Munir Mukhamad Asim
RU2352980C2
METHOD AND DEVICE FOR DIFFERENTIAL STROBING AT COMMUNICATION BUS 2000
  • Rodrigez Pablo M.
  • Ilkbakhar Alper
RU2256949C2
DEVICE FOR INTERFACE BETWEEN COMPUTER AND COMMUNICATION CHANNEL 1992
  • Aronshtam M.N.
  • Itskovich Ju.S.
RU2043652C1
DEVICE FOR INTEGRATING COMPUTER WITH COMMUNICATION CHANNELS 1990
  • Аronshtam М.N.
  • Itskovich Ju.S.
  • Кuznetsov N.А.
RU2020565C1
MULTICHIP PACKAGE LINK 2013
  • U Tszogo Tsz.
  • Vag Makhesh
  • Das Sharma Debendra
  • Pasdast Dzherald S.
  • Ajyasami Anantkhan
  • Li Syaobej
  • Blenkenship Robert Dzh.
  • Safranek Robert Dzh.
RU2656732C2
INTERFACE FOR LINKING PROCESSORS IN MULTIPROCESSOR SYSTEM 0
  • Molokov Vladimir Petrovich
  • Mitkovskij Valerij Ivanovich
SU1188747A1
INTERFACE OF NON-VOLATILE MEMORY 2013
  • Ooj Ing Khun
  • Rojer Robert Dzh., Ml.
  • Uilyams Majkl U.
  • Uilkoks Dzheffri R.
  • Trivedi Ritesh B.
  • Fanning Blejz
RU2623801C1
INTERFACE FOR LINKING WITH MICROPROCESSOR 0
  • Karabetskij Mikhail Dmitrievich
SU1109730A1
DEVICE FOR MATING COMPUTER WITH COMMUNICATION CHANNEL 1991
  • Aronshtam M.N.
  • Itskovich Ju.S.
  • Kuznetsov N.A.
RU2011217C1

RU 2 271 566 C2

Authors

Singkh Gurbir

Grin'E Robert Dzh.

Pavlovski Stefen S.

Khill Dehvid L.

Parker Donal'D D.

Dates

2006-03-10Published

2000-12-29Filed