COMPATIBILITY OF SINGLE-WIRE AND THREE-WIRE BUSES Russian patent published in 2009 - IPC G06F13/38 

Abstract RU 2352980 C2

FIELD: physics, communication.

SUBSTANCE: invention is related to the field of communication realisation between master and slave devices with application of bus interface. According to one aspect, outlet or outlets of three-wire interface are selected in the first mode, and outlet of one or several single-wire interfaces is selected in the second mode. According to the other aspect, converter addresses single-wire bus and generates signals in compliance with three-wire interface. According to another aspect, completion signal is inserted into single-wire interface signal, which facilitates conversion of this signal and connection to three-wire interface. According to the next aspect, in response to detected initial symbol strobe signal and/or clock signal are generated. According to another aspect, strobe signal and/or clock signal are deactivated in response to detected completion symbol.

EFFECT: provision of compatibility between existing serial bus interfaces and single-wire bus interface.

32 cl, 35 dwg, 5 tbl

Similar patents RU2352980C2

Title Year Author Number
ARCHITECTURE OF INPUT-OUTPUT PROCESSOR, WHICH CONNECTS INTER-BRIDGE OF PRIMARY COMPONENTS 1996
  • Ehlliot Garbus
  • Piter Sangkhagovit
  • Mark Goldshmidt
  • Nik Ehskandari
RU2157000C2
MULTIPROCESSOR COMPUTATION SYSTEM 0
  • Dzhordzh Dzh.Barlou
  • Elmer V.Kerrol
  • Dzhejms V.Kili
  • Vellas A.Martlend
  • Vitor M.Morganti
  • Artur Piters
  • Richard S.Zelli
SU1792540A3
VIDEO CONTROLLER 1991
  • Rossinskij V.P.
RU2012043C1
METHOD AND DEVICE FOR TRANSMISSION OF DATA BETWEEN PERIPHERAL DEVICES AND CENTRAL PROCESSING UNIT 1992
  • Brjus M.Pagzhot
  • Dzheffri U.Tripp
  • Patrik Dzh.Mehrri
RU2113764C1
DEVICE FOR DISPLAY OF DATA ON VIDEO MONITOR UNIT 0
  • Mukharskij Aleksandr Matveevich
  • Petrusev Sergej Sergeevich
  • Tarnopolskij Aleksandr Iosifovich
  • Tyutin Nikolaj Borisovich
  • Chernyavskij Aleksandr Fedorovich
SU1495780A1
LOGIC CIRCUIT 2019
  • Panshin, Stephen D.
  • Linn, Scott A.
RU2779569C1
DEVICE FOR OPTIMIZATION OF UNIVERSAL BUS ACCESS DURING DIRECT MEMORY ACCESS DATA TRANSMISSION 1991
  • Dzhordzh Bogoslov Marenin[Us]
RU2110838C1
RECONFIGURABLE COMPUTING MODULE 2018
  • Andryushin Dmitrij Valentinovich
  • Bikonov Dmitrij Vladilenovich
  • Butov Aleksej Aleksandrovich
  • Gavrilov Svyatoslav Andreevich
  • Gorbunov Viktor Stanislavovich
  • Nikitin Anatolij Ivanovich
  • Panasenkov Aleksej Viktorovich
  • Ravcheev Andrej Valerevich
  • Semenov Aleksandr Aleksandrovich
  • Stepanov Anton Sergeevich
  • Peplov Ilya Sergeevich
  • Shmalenko Dmitrij Sergeevich
  • Ejsymont Leonid Konstantinovich
RU2686017C1
LOGIC CIRCUIT 2018
  • Panshin, Stephen D.
  • Linn, Scott A.
RU2774795C1
TURBO-DECODING DEVICE AND METHOD 2003
  • Park Sung-Dzin
  • Kim Min-Goo
  • Choj Soon-Dzae
RU2273093C2

RU 2 352 980 C2

Authors

Khanskuin Dehvid V.

Munir Mukhamad Asim

Dates

2009-04-20Published

2005-05-20Filed