FIELD: data processing technologies, in particular, method and device for decreasing number of operations with floating point, required for extracting integer and fractional components.
SUBSTANCE: device has computing component, which generates first constant, second value by means of shifting truncated integer part of value with floating point, value with floating point by subtracting first constant from floating point value, extracts multiple mantissa bits from second value to produce integer value, generates remainder value from floating point value, extracts part of bits from integer value to produce integer component, stores remainder value, integer component and floating point component in memory.
EFFECT: decreased computation time without negative effect on precision of result.
7 cl, 8 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| CONVERSION FROM ZONED FORMAT TO DECIMAL FLOATING-POINT FORMAT | 2012 |
|
RU2565508C2 |
| CONVERSION TO ZONED FORMAT FROM FLOATING-POINT DECIMAL FORMAT | 2012 |
|
RU2560796C2 |
| COMPLEX SIGNAL CONVERTER | 0 |
|
SU1104525A1 |
| EFFICIENT PARALLEL PROCESSING OF EXCEPTION WITH FLOATING POINT IN PROCESSOR | 2009 |
|
RU2427897C2 |
| APPARATUS FOR PERFORMING DIVISION AND SQUARE-ROOTING | 2012 |
|
RU2510072C1 |
| TRANSMISSION SYSTEM, TERMINAL UNIT, CODER, DECODER, AND ADAPTIVE FILTER | 1994 |
|
RU2138030C1 |
| TRANSMISSION SYSTEM, TERMINAL UNIT, ENCODER, DECODER AND ADAPTIVE FILTER | 1994 |
|
RU2123728C1 |
| INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS | 2003 |
|
RU2263947C2 |
| THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS | 2014 |
|
RU2656730C2 |
| DEVICE FOR MULTIPLYING NUMBERS IN MODULAR NUMERIC SYSTEM | 0 |
|
SU1352483A1 |
