FIELD: computer engineering, possible use for designing rapid action clocked recording devices of high capacity.
SUBSTANCE: decoder contains field transistors of first and second conductivity types (8-19), zero first (1), zero inverse (2) and first, second, ..., n (3) address inputs, input of mode selection (4), power contacts of first (5) and second (6) of voltage level, block of parallel-connected n transistors (7) with channel of first type, gates of which are connected to corresponding n inputs (3), first output buffer element (20), output of which is the first output (21) of decoder, second output buffer element (22), output of which is the second output (23) of decoder.
EFFECT: increased reliability and reduced mass-dimensional characteristics.
1 dwg
Title | Year | Author | Number |
---|---|---|---|
ADDRESS FORMER | 1991 |
|
RU2010361C1 |
INPUT REGISTER ELEMENT | 2021 |
|
RU2771447C1 |
VOLTAGE LEVEL CONVERTER | 2018 |
|
RU2679186C1 |
VOLTAGE LEVEL CONVERTER | 2017 |
|
RU2667798C1 |
ACCUMULATOR | 2008 |
|
RU2380739C1 |
INPUT REGISTER ELEMENT | 2022 |
|
RU2787930C1 |
VOLTAGE LEVEL CONVERTER | 2016 |
|
RU2604054C1 |
SINGLE-BIT ADDER | 2009 |
|
RU2408058C2 |
VOLTAGE LOGICAL LEVEL CONVERTER | 2016 |
|
RU2642416C1 |
HIGH-VOLTAGE VOLTAGE LEVEL CONVERTER | 2019 |
|
RU2702979C1 |
Authors
Dates
2007-09-27—Published
2005-12-02—Filed