FIELD: information technologies.
SUBSTANCE: device contains the clock pulses generator, the n-digit binary counter, (n+1)-input element AND, a scale-of-two circuit, the n-digit DAC, two-input OR gate, the commutator of the analogue signals, adjusted n-digit ADC, the working memory, the n-element block of keys. Also the method of error correction of the analogue-digital conversion, realised by the given device, is announced.
EFFECT: decrease of implementation complexity with simultaneous increase of accuracy and speed.
2 cl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD OF CORRECTION OF ANALOGUE-TO-DIGITAL CONVERSION ERRORS AND DEVICE FOR ITS IMPLEMENTATION | 2007 |
|
RU2326494C1 |
METHOD AND DEVICE OF CORRECTION OF ANALOG-DIGITAL TRANSFORMATION ERRORS | 2007 |
|
RU2352060C1 |
METHOD OF CORRECTING ANALOGUE-TO-DIGITAL CONVERSION ERRORS AND DEVICE FOR REALISING SAID METHOD | 2009 |
|
RU2399156C1 |
COMPOSITE FAST-RESPONSE ANALOG-TO-DIGITAL CONVERTER | 2006 |
|
RU2311731C1 |
ANALOGUE-TO-DIGITAL CONVERTER | 2017 |
|
RU2646356C1 |
METHOD OF CORRECTING ERRORS OF A-D CONVERSION | 0 |
|
SU1363470A1 |
DIGITAL-TO-ANALOG CONVERTER WITH AUTOMATIC CORRECTION OF NONLINEARITY | 0 |
|
SU1709526A1 |
A-D CONVERTER WITH DYNAMIC ERROR CORRECTION | 0 |
|
SU1607076A1 |
PARALLEL-TO-SERIES N-DIGIT ANALOG-TO-DIGITAL CONVERTER WITH AUTOMATIC CORRECTION OF CONVERSION FUNCTION | 0 |
|
SU1732471A1 |
ANALOG-TO-DIGITAL CONVERSION UNIT | 1995 |
|
RU2117389C1 |
Authors
Dates
2008-09-20—Published
2006-12-28—Filed