EXPANSION OF STACKED REGISTER FILE USING SHADOW REGISTERS Russian patent published in 2010 - IPC G06F9/30 

Abstract RU 2405189 C2

FIELD: information technology.

SUBSTANCE: method of managing shadow register file system involves the following steps: allocating one or more multi-port registers from a physical register file to a first procedure, corresponding to part of the logic stack of registers, storing data associated with the first procedure in the allocated multi-port registers; selectively saving data associated with the first procedure from one or more multi-port registers to one or more registers of the first file of shadow registers of the shadow register file system, wherein one or more registers has independent data reading/recording ports, and freeing up corresponding allocated multi-port registers for allocating the second procedure; storing data associated with the first procedure from the first shadow register file to the second shadow register file; storing at least part of data associated with the first procedure from a specific register of the second shadow register file in backing memory, and then extraction of said part of data associated with the first procedure from the backing memory to a specific register of the second shadow register file; extracting data from the second shadow register file into one or more registers of the first shadow register file; and before continuing to execute the first procedure, retrieving data associated with the first procedure from one or more registers into one or more multi-port registers, and reallocating the first procedure one or more multi-port registers.

EFFECT: higher efficiency.

15 cl, 5 dwg

Similar patents RU2405189C2

Title Year Author Number
USING REGISTER RENAMING SYSTEMS TO FORWARD INTERMEDIATE RESULTS BETWEEN CONSTITUENT INSTRUCTIONS AND EXPANDED INSTRUCTION 2008
  • Makilvejn Majkl Skott
  • Diffenderfer Dzhejms Norris
  • N'Junamejker Natan Sam'Juehl
  • Sartorius Tomas Ehndrju
  • Smit Rodni Uehjn
RU2431887C2
METHOD FOR MEMORIZING STACK OPERANDS IN REGISTER 2001
  • Nevill Ehdvard Kolles
  • Rouz Ehndrju Kristofer
RU2271565C2
COMPUTING SYSTEM 0
  • Burtsev V.S.
  • Ryzhov V.I.
  • Khajlov I.K.
  • Babayan B.A.
  • Sakhin Yu.Kh.
  • Nikitin Yu.V.
  • Laut V.N.
  • Gorshtejn V.Ya.
  • Nazarov L.N.
  • Yalunin E.V.
  • Zherenov A.I.
  • Pentkovskij V.M.
SU692400A1
CENTRAL PROCESSOR 0
  • Babayan Boris Artashesovich
  • Volkonskij Vladimir Yurevich
  • Gorshtejn Valerij Yakovlevich
  • Kim Aleksandr Kiirovich
  • Nazarov Leonid Nikolaevich
  • Sakhin Yulij Khananovich
  • Semenikhin Sergej Vladimirovich
SU1804645A3
SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING 2014
  • Gertson Gideon
  • Stark Dzhared V.
  • Diskin Gal
RU2628163C2
MATRIX-VECTOR MULTIPLIER WITH A SET OF REGISTERS FOR STORING VECTORS CONTAINING MULTIPORT MEMORY 2019
  • Fowers, Jeremy
  • Ovtcharov, Kalin
  • Chung, Eric S.
  • Massengill, Todd Michael
  • Liu, Ming Gang
  • Weisz, Gabriel Leonard
RU2795887C2
ENERGY SAVING METHODS AND DEVICE FOR SELECTIVE PERMISSION OF COMPARATORS IN REGISTER FILE WITH RENAMING BASED ON KNOWN PROCESSOR STATUS 2006
  • Bridzhes Dzheffri Todd
  • Diffenderfer Dzhejms Norris
  • Makilvejn Majkl Skott
  • Sartorius Tomas Ehndrju
RU2389059C2
SYSTEMS AND METHODS OF FLAG TRACKING IN OPERATIONS OF TROUBLESHOOTING 2014
  • Kadgi Vidzhajkumar B.
  • Anderson Dzheremi R.
  • Khedli Dzhejms D.
  • Li Tun
  • Merten Metyu S.
RU2628156C2
METHOD FOR ORGANIZING PERSISTENT CASH MEMORY FOR MULTITASK, AND ALSO SYMMETRIC MULTIPROCESSOR COMPUTER SYSTEMS AND DEVICE FOR REALIZATION OF SAID METHOD 2002
  • Muratshin B.F.
  • Artjushin A.N.
RU2238584C2
DEVICE FOR PROGRAM SYNTAX ANALYSIS 0
  • Stepanov Aleksej Nikolaevich
SU918950A1

RU 2 405 189 C2

Authors

Babbar Uppinder Singkh

Kapur Rokhit

Dates

2010-11-27Published

2006-11-13Filed