FIELD: information technology.
SUBSTANCE: there is the first data structure including a plurality of the physical register values; the second data structure including a plurality of the reference elements for pointers to the first data structure; the third data structure including a plurality of the removal deletion sets, wherein each removal deletion set comprises two or more bits representing two or more logical data registers; the third data structure further comprises, at least, one bit associated with each removal deletion set, and, at least, one bit representing one or more logical flag registers; the fourth data structure including a data register identifier sharing an element of the first data structure with the flag register; and the logical removal deletion scheme is configured to perform the removal deletion operation.
EFFECT: improving the overall processor performance.
17 cl, 24 dwg
Title | Year | Author | Number |
---|---|---|---|
UNLIMITED TRANSACTIONAL MEMORY WITH ASSURANCES OF MOVEMENT DURING TRANSFER, USING HARDWARE GLOBAL LOCK | 2014 |
|
RU2597506C2 |
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE | 2013 |
|
RU2662394C2 |
DETERMINATION OF PATH PROFILE BY USING COMBINATION OF HARDWARE AND SOFTWARE TOOLS | 2013 |
|
RU2614583C2 |
METHOD AND DEVICE FOR SHUFFLING DATA | 2004 |
|
RU2316808C2 |
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING | 2013 |
|
RU2644528C2 |
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS | 2014 |
|
RU2599340C2 |
INSTRUCTION AND LOGICAL CIRCUIT TO CARRY OUT DOT PRODUCT OPERATION | 2007 |
|
RU2421796C2 |
INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS | 2014 |
|
RU2663362C1 |
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER | 2014 |
|
RU2636669C2 |
CACHE-BASED TRACE PLAYBACK BREAKPOINTS USING TAG FIELD RESERVED BITS | 2019 |
|
RU2769785C1 |
Authors
Dates
2017-08-15—Published
2014-04-09—Filed