ENERGY SAVING METHODS AND DEVICE FOR SELECTIVE PERMISSION OF COMPARATORS IN REGISTER FILE WITH RENAMING BASED ON KNOWN PROCESSOR STATUS Russian patent published in 2010 - IPC G06F1/32 G11C15/00 G05B1/00 G06F12/02 

Abstract RU 2389059 C2

FIELD: information technology.

SUBSTANCE: device for saving power when reading the register from a register file has a processor for reading operands which enables command execution, a physical register file (PRF) with operands to be read by the processor; a tag array having an address associated with a operand in the PRF, and an attribute which describes operating status of the processor; a tag comparator array, where each tag comparator array compares the operand address generated by the processor with the tag, coincidence of the tag during comparison is required for reading the operand from the PRF; and an operating status comparator array, where each operating status comparator is associated with a tag and compares the attribute with the current operating status of the processor and activates or blocks the associated tag comparator, where not all tag comparators are activated. The method describes operation of the said device.

EFFECT: power saving when reading the register from a register file.

20 cl, 6 dwg

Similar patents RU2389059C2

Title Year Author Number
USING REGISTER RENAMING SYSTEMS TO FORWARD INTERMEDIATE RESULTS BETWEEN CONSTITUENT INSTRUCTIONS AND EXPANDED INSTRUCTION 2008
  • Makilvejn Majkl Skott
  • Diffenderfer Dzhejms Norris
  • N'Junamejker Natan Sam'Juehl
  • Sartorius Tomas Ehndrju
  • Smit Rodni Uehjn
RU2431887C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING 2013
  • Kozarev Nikolaj
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Butuzov Aleksandr
  • Babayan Boris A.
  • Kluchnikov Andrej
RU2644528C2
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2
INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS 2014
  • Lechenko, Anton
  • Efimov, Andrey
  • Shishlov, Sergey Y
  • Kluchnikov, Andrey
  • Garifullin, Kamil
  • Burovenko, Igor
  • Babayan, Boris A.
RU2663362C1
SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING 2014
  • Patel Bajdzhu V.
  • Li Syaonin
  • Envin Kh.P.
  • Mellik Asit K.
  • Nejdzher Gilbert
  • Krosslend Dzhejms B.
  • Opfermen Toubi
  • Kkhare Atul A.
  • Brendt Dzhejson V.
  • Kouk Dzhejms S.
  • Vajda Brajan L.
RU2629442C2
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS 2014
  • Skarlata Vinsent R.
  • Dzhonson Sajmon P.
  • Beker Vladimir
  • Uolker Dzhess
  • Sentoni Emi L.
  • Anati Ittaj
  • Makaram Ragkhunandan
  • Makkin Frensis Ks.
  • Rozas Karlos V.
  • Savagaonkar Udaj R.
RU2599340C2
METHOD, DEVICE AND COMMAND FOR PERFORMING SIGN MULTIPLICATION OPERATION 2003
  • Mejsi Vill'Jam V. Ml.
  • Ngujen Kh'Jui V.
RU2275677C2
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER 2014
  • Uld-Akhmed-Vall Elmustafa
  • Velentajn Robert
RU2636669C2

RU 2 389 059 C2

Authors

Bridzhes Dzheffri Todd

Diffenderfer Dzhejms Norris

Makilvejn Majkl Skott

Sartorius Tomas Ehndrju

Dates

2010-05-10Published

2006-03-03Filed