FIELD: information technology.
SUBSTANCE: device has a multimedia processor which can simultaneously support multiple applications for different types of multimedia such as graphics, audio, video, camera, games etc. The multimedia processor has configurable memory resources for storing instructions, data and status information of the applications, as well as assigned processing elements for performing different types of processing for applications. The configurable memory resources can include an instruction cache for storing application instructions, a block of registers for storing data for applications, context registers for storing status information for application streams etc. Processing elements can include an arithmetic logic unit (ALU), a kernel of elementary functions, a logical kernel, a texture modulator, a load control unit, an execution controller etc. The multimedia processor allocates the configurable region of memory resources to each application and dynamically allocates processing elements for applications according to requests of these applications.
EFFECT: possibility of simultaneous support of multiple multimedia applications.
31 cl, 10 dwg
Title | Year | Author | Number |
---|---|---|---|
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE | 2013 |
|
RU2662394C2 |
METHOD, DEVICE AND COMMAND FOR PERFORMING SIGN MULTIPLICATION OPERATION | 2003 |
|
RU2275677C2 |
INSTRUCTION AND LOGICAL CIRCUIT TO CARRY OUT DOT PRODUCT OPERATION | 2007 |
|
RU2421796C2 |
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS | 2014 |
|
RU2599340C2 |
LATE LOCK ACQUIRE MECHANISM FOR HARDWARE LOCK ELISION (HLE) | 2008 |
|
RU2501071C2 |
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE | 2014 |
|
RU2637463C2 |
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING | 2013 |
|
RU2644528C2 |
MODULE FOR COPROCESSOR CACHE | 2011 |
|
RU2586589C2 |
METHOD AND DEVICE FOR PARALLEL CONJUNCTION OF DATA WITH SHIFT TO THE RIGHT | 2002 |
|
RU2273044C2 |
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS | 2003 |
|
RU2263947C2 |
Authors
Dates
2011-07-27—Published
2008-02-21—Filed