MODULE FOR COPROCESSOR CACHE Russian patent published in 2016 - IPC G06F9/30 G06F12/08 

Abstract RU 2586589 C2

FIELD: computer engineering.

SUBSTANCE: invention relates to computer engineering. Coprocessor cache module in computer system includes array of cache for storing data; hardware decoding module for decoding commands, downloaded from execution stream of computer system actuating cluster for reduction of loading and storing operations, performed between actuating cluster and coprocessor cache module; group of one or more operating modules to perform multiple operations with array in accordance with decoded instructions; wherein instructions unloading module is executed with possibility of instructions output directly in coprocessor cache module for downloading of said commands execution to coprocessor cache module.

EFFECT: technical result consists in reduction of operations for loading and storing performed between actuating cluster and coprocessor cache module.

21 cl, 25 dwg, 1 tbl

Similar patents RU2586589C2

Title Year Author Number
DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT 2014
  • Dosi Khem
  • Radzhu Anand
RU2598594C2
THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS 2014
  • Espasa Rokher
  • Sole Gilem
  • Fernandes Manel
RU2656730C2
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS 2014
  • Ermolaev Igor
  • Toll Bret L.
  • Velentajn Robert
  • San Adrian Khesus K.
  • Doshi Gautam B.
  • Chakraborti Prasendzhit
  • Malladi Rama K
RU2620930C1
PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS FOR TRANSCODING POINTS OF UNICODE VARIABLE LENGTH CODE 2014
  • Ko Shitszon
RU2638766C2
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER 2014
  • Uld-Akhmed-Vall Elmustafa
  • Velentajn Robert
RU2636669C2
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE 2014
  • Gopal Vindokh
  • Fegkhali Vazhdi K.
RU2637463C2
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING 2013
  • Kozarev Nikolaj
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Butuzov Aleksandr
  • Babayan Boris A.
  • Kluchnikov Andrej
RU2644528C2
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
METHOD AND DEVICE FOR SHUFFLING DATA 2004
  • Mehjsi Uill'Jam Ml.
  • Dibis Ehrik
  • Russel' Patris
  • Ngujen Khoj
RU2316808C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2

RU 2 586 589 C2

Authors

Dzhkha Ashish

Dates

2016-06-10Published

2011-12-30Filed